TDA4VEN-Q1
Processor Cores:
- Up to Quad 64-bit Arm
Cortex-A53 microprocessor subsystem at up to 1.4GHz
- Quad-core Cortex-A53 cluster with 512KB L2 shared cache with SECDED ECC
- Each A53 core has 32KB L1 DCache with SECDED ECC and 32KB L1 ICache with Parity protection
- Single-core Arm
Cortex-R5F at up to 800MHz, integrated as part of MCU
Channel with FFI
- 32KB ICache, 32KB L1 DCache, and 64KB TCM with SECDED ECC on all memories
- 512KB SRAM with SECDED ECC
- Single-core Arm
Cortex-R5F at up to 800MHz, integrated to support Device
Management
- 32KB ICache, 32KB L1 DCache, and 64KB TCM with SECDED ECC on all memories
- Single-core Arm
Cortex-R5F at up to 800MHz, integrated to support Run-time
Management
- 32KB ICache, 32KB L1 DCache, and 64KB TCM with SECDED ECC on all memories
- Two Deep Learning Accelerators
(up to 4 TOPS total), each with:
- C7x floating point, up to 40 GFLOPS, 256-bit Vector DSP at up to 1.0GHz
- Matrix Multiply Accelerator (MMA), up to 2 TOPS (8b) at up to 1.0GHz
- 64KB L1 DCache with SECDED ECC and 32KB L1 ICache with Parity protection
- 2.25MB of L2 SRAM with SECDED ECC
- Depth and Motion Processing
Accelerators (DMPAC)
- Dense Optical Flow (DOF) Accelerator
- Stereo Disparity Engine (SDE) Accelerator
- Vision Processing Accelerators
(VPAC) with Image Signal Processor (ISP) and multiple vision assist
accelerators:
- 600 MP/s ISP
- Support for 12-bit RGB-IR
- Support for up to 16-bit input RAW format
- Line support up to 4096
- Wide Dynamic Range (WDR),
Lens Distortion Correction (LDC), Vision Imaging Subsystem (VISS), and
Multi-Scalar (MSC) support
- Output color format : 8-bits, 12-bits, and YUV 4:2:2, YUV 4:2:0, RGB, HSV/HSL
Multimedia:
- Display subsystem
- Triple display support
over OLDI/LVDS (1x OLDI-DL, 1x or 2x OLDI-SL), DSI or DPI
- OLDI-SL (Single Link): up to 1920 x 1080 at 60fps (165-MHz Pixel Clock)
- OLDI-DL (Dual Link): up to 3840 x 1080 at 60fps (150-MHz Pixel Clock)
- MIPI DSI: with 4 Lane MIPI® D-PHY supports up to 3840 x 1080 at 60fps (300-MHz Pixel Clock)
- DPI (24-bit RGB parallel interface): up to 1920 x 1080 at 60fps (165-MHz pixel clock)
- Four display pipelines with hardware overlay support. A maximum of two display pipelines may be used per display.
- Supports safety features such as freeze frame detection and data correctness check
- Triple display support
over OLDI/LVDS (1x OLDI-DL, 1x or 2x OLDI-SL), DSI or DPI
- 3D Graphics Processing Unit
(TDA4VEN)
- IMG BXS-4-64 with 256KB cache
- Up to 50 GFLOPS
- Single shader core
- OpenGL ES3.2 and Vulkan 1.2 API support
- Four Camera Serial Interface
(CSI-2) Receiver with 4 Lane D-PHY
- MIPI® CSI-2 v1.3 Compliant + MIPI® D-PHY 1.2
- CSI-RX supports for 1,2,3, or 4 data lane mode up to 2.5Gbps per lane
- CSI-TX supports for 1,2, or 4 data lane mode up to 2.5Gbps per lane
- One CSI2.0 Transmitter with 4 Lane D-PHY (shared with MIPI DSI)
- Video Encoder/Decoder
- Support for HEVC (H.265) Main profiles at Level 5.1 High-tier
- Support for H.264 BaseLine/Main/High Profiles at Level 5.2
- Support for up to 4K UHD
resolution (3840 × 2160)
- Up to 500 MP/s decode/encode support (4K60)
- Motion JPEG encode at 416MPixels/s withresolutions up to 4K UHD (3840 × 2160)
Memory Subsystem:
- On-chip RAM dedicated to key
processing cores
- 256KB of On-Chip RAM (OCRAM) with SECDED ECC
- 256KB of On-Chip RAM with SECDED ECC in SMS Subsystem
- 512KB of On-chip RAM with SECDED ECC in Cortex-R5F MCU Subsystem
- 64KB of On-chip RAM with SECDED ECC in R5F Device Manager Subsystem
- 64KB of On-chip RAM with SECDED ECC in R5F Run-time Manager Subsystem
- 2.25MB of L2 SRAM with SECDED ECC in each C7x Deep Learning Accelerator (up to 4.5MB total)
- DDR Subsystem (DDRSS)
- Supports LPDDR4 memory types
- 32-bit data bus with inline ECC
- Supports speeds up to 4000 MT/s
- Max LPDDR4 size of 8GB
Functional Safety:
-
Functional Safety-Compliant targeted for Automotive
(on select part numbers)
- Developed for functional safety applications
- Documentation will be available to aid ISO 26262 functional safety system design
- Systematic capability up to ASIL D targeted
- Hardware integrity up to ASIL B targeted
- Safety-related
certification
- ISO 26262 planned
- AEC - Q100 qualified
Security:
- Secure boot supported
- Hardware-enforced Root-of-Trust (RoT)
- Support to switch RoT via backup key
- Support for takeover protection, IP protection, and anti-roll back protection
- Trusted Execution Environment
(TEE) supported
- Arm TrustZone based TEE
- Extensive firewall support for isolation
- Secure watchdog/timer/IPC
- Secure storage support
- Replay Protected Memory Block (RPMB) support
- Dedicated Security Controller with user programmable HSM core and dedicated security DMA & IPC subsystem for isolated processing
- Cryptographic acceleration
supported
- Session-aware cryptographic engine with ability to auto-switch key-material based on incoming data stream
- Supports cryptographic cores
- AES – 128-/192-/256-Bit key sizes
- SHA2 – 224-/256-/384-/512-Bit key sizes
- DRBG with true random number generator
- PKA (Public Key Accelerator) to Assist in RSA/ECC processing for secure boot
- Debugging security
- Secure software controlled debug access
- Security aware debugging
High-Speed Interfaces:
-
PCI-Express Gen3 single lane controller (PCIE)
- Gen1 (2.5GT/s), Gen2 (5.0GT/s), and Gen3 (8.0GT/s) operation with auto-negotiation
- Integrated Ethernet switch
supporting (total 2 external ports)
- RMII(10/100) or RGMII (10/100/1000) or SGMII (1Gbps)
- IEEE1588 (Annex D, Annex E, Annex F with 802.1AS PTP)
- Clause 45 MDIO PHY management
- Packet Classifier based on ALE engine with 512 classifiers
- Priority based flow control
- Time Sensitive Networking (TSN) support
- Four CPU H/W interrupt Pacing
- IP/UDP/TCP checksum offload in hardware
- USB3.1-Gen1 Port
- One enhanced SuperSpeed Gen1 port
- Port configurable as USB host, USB peripheral, or USB Dual-Role Device
- Integrated USB VBUS detection
- USB2.0 Port
- Port configurable as USB host, USB peripheral, or USB Dual-Role Device (DRD mode)
- Integrated USB VBUS detection
General Connectivity and Automotive interfaces:
- 9x Universal Asynchronous Receiver-Transmitters (UART)
- 5x Serial Peripheral Interface (SPI) controllers
- 7x Inter-Integrated Circuit (I2C) ports
- 5x Multichannel Audio Serial Ports (McASP)
- General-Purpose I/O (GPIO), All LVCMOS I/O can be configured as GPIO
- 4x Controller Area Network (CAN) modules with CAN-FD support
Media and Data Storage:
- 3x Secure Digital (SD) (4b+4b+8b) interfaces
- 1x 8-bit eMMC interface up to HS400 speed
- 2x 4-bit SD/SDIO interfaces up to UHS-I
- Compliant with eMMC 5.1, SD 3.0, and SDIO Version 3.0
- 1× General-Purpose Memory Controller (GPMC) up to 133MHz
- OSPI/QSPI with DDR / SDR
support
- Support for Serial NAND and Serial NOR Flash
- 4GBytes memory address support
- XIP mode with optional on-the-fly encryption
Technology / Package:
- 16-nm FinFET technology
- 18 mm x 18 mm, 0.65-mm pitch with VCA, 594-pin FCBGA (AMW)
Companion Power Management Solution:
- Functional Safety-Compliant support up to ASIL-B or SIL-2 targeted
- TPS6522x PMIC
- TPS6287x Stackable, Fast Transient Bucks
The TDA4VEN/TDA4AEN (aka, TDA4-Entry) processor family is an extension of the Jacinto™ 7 automotive-grade family of heterogeneous Arm® processors targeted at Advanced Driver Assistance System (ADAS) applications. With embedded Deep Learning (DL), Video, Vision Processing, and 3D Graphics acceleration, display interface and extensive automotive peripheral and networking options, TDA4VEN/TDA4AEN is built for a set of cost and power sensitive automotive applications such as NCAP front camera or entry-level park assistance systems. The cost optimized TDA4VEN/TDA4AEN provides an optimized performance compute for both traditional and deep learning algorithms at industry leading power/performance ratios with a high level of system integration to enable scalability and lower costs for advanced automotive platforms supporting multiple sensor modalities in stand-alone Electronic Control Units (ECUs).
TDA4VEN/TDA4AEN contains up to four Arm® Cortex®-A53 cores with 64-bit architecture, a Vision Processing Accelerator (VPAC) with Image Signal Processor (ISP) and multiple vision assist accelerators, Deep Learning (DL), Dense Optical Flow (DOF) video and 3D Graphics accelerators, a Cortex®-R5F MCU Island core and two Cortex®-R5F cores for Device and Run-time Management. The Cortex-A53s provide the powerful computing elements necessary for Linux applications as well as the implementation of traditional vision computing based algorithms. Building on the existing world-class ISP, TI’s 7th generation ISP includes flexibility to process a broader sensor suite including RGB-InfraRed (RGB-IR), support for higher bit depth, and features targeting analytics applications. Key cores include TI’s Dense Optical Flow (DOF) accelerator as well two “C7x” next generation DSP with scalar and vector cores, dedicated “MMA” deep learning accelerator combined with a large 2.25MB L2 memory enabling performance up to 4 TOPS within the lowest power envelope in the industry when operating at the typical automotive worst case junction temperature of 125°C.
TDA4VEN/TDA4AEN integrates high-speed IOs including a PCIe Gen-3 (1L) and 3-port Gigabit Ethernet switch with one internal port and two external ports with TSN support. In addition, an extensive peripherals set is included in TDA4VEN/TDA4AEN to enable system level connectivity such as USB, MMC/SD, four CSI2.0 Camera interface, OSPI, CAN-FD and GPMC for parallel host interface to an external ASIC/FPGA. TDA4VEN/TDA4AEN supports secure boot for IP protection with the built-in HSM (Hardware Security Module) and employs advanced power management support for power-sensitive applications. Integrated diagnostics and safety features support operations up to ASIL-B at SoC level, (ASIL-D systematic level).
技術文件
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
J722SXH01EVM — TDA4VEN、TDA4AEN 與 AM67 評估模組
J722SXH01EVM 入門套件評估模組是以我們的 J722S、TDA4VEN、TDA4AEN 以及 AM67 視覺與顯示處理器為建置基礎，其中包括可擴充的 Arm® Cortex®-A53 效能、支援最高 600MP/s 的影像訊號處理器、最高每秒 4 兆次操作的 AI 加速器，以及如三重高解析度顯示支援、高效能 3D-GPU、4K 視訊加速及其它廣泛的周邊設備等嵌入式功能。J722SXH01EVM 適用於欲開發汽車或工業應用的客戶，包括汽車前置攝影機系統、汽車環景顯示與停車輔助系統、工業 HMI、機器人教導器等。
J722SXH01EVM 包含可支援最多 3 個螢幕的多個顯示連接器、最多 (...)
ALTOS-3P-V2 — 以 TDA4 處理器為基礎的 Altos 四晶片串級成像雷達
Altos Radar 是全球領導級的汽車應用成像雷達開發商。
Altos V2 是以 TI AWR2243 MMIC 和 TDA4 處理器為基礎的四晶片串級成像雷達設計。其採用自訂 12TX 和 16TX 天線陣列設計，具備完整的訊號處理管線、在 TI TDA4 處理器上的嵌入式實作，以及適用於先進駕駛輔助系統 (ADAS) 的世界級點雲輸出。
Altos V2 是體驗四晶片串級成像雷達真正功能的絕佳起點。此外，Altos Radar 還可根據要求提供完整的工具鏈，以收集原始資料、進行點雲離線模擬和顯示、調整參數、建立物件清單等。Altos (...)
TMDSEMU110-U — XDS110 JTAG 偵錯探測器
德州儀器 XDS110 是一種全新的偵錯探測器 (模擬器) 類別，適用於 TI 嵌入式處理器。XDS110 取代 XDS100 系列，可在單一 Pod 中支援更廣泛的標準 (IEEE1149.1、IEEE1149.7、SWD)。同時，所有 XDS 偵錯探針在所有配備嵌入式追蹤緩衝器 (ETB) 的 Arm® 與 DSP 處理器中均支援核心與系統追蹤。 對於針腳上的核心追蹤，則需要 XDS560v2 PRO TRACE。
德州儀器 XDS110 透過 TI 20 針腳連接器（具有用於 TI 14 針腳和 Arm 10 針腳和 Arm 20 針腳的多轉接器）連接到目標電路板，並透過 USB2.0 (...)
LB-3P-TRACE32-ARM — 適用於 Arm® 架構微控制器和處理器的 Lauterbach TRACE32® 偵錯和追蹤系統
Lauterbach 的 TRACE32® 工具是一套先進的軟硬體元件，可讓開發人員分析、最佳化及認證各種 Arm® 架構微控制器和處理器。全球知名的嵌入式系統和 SoC 偵錯和追蹤解決方案是完美的解決方案，適用於從早期的矽前 (pre-silicon) 開發，到產品認證和現場故障排除等所有開發階段。Lauterbach 工具的直覺模組化設計為工程師提供現今最高的可用性能，以及可隨需求變化而調整和成長的系統。藉由 TRACE32® 偵錯器，開發人員也可透過單一偵錯介面，同時偵錯和控制 SoC 中的任何 C28x/C29x/C6x/C7x DSP 核心及所有其他 Arm (...)
TSK-3P-BLUEBOX — TASKING BlueBox hardware debugger
TASKING’s Debug, Trace, and Test tools offer comprehensive solutions for efficient debugging, tracing, and testing of TI's embedded systems. The scalable TASKING BlueBox debuggers allow users to easily flash, debug, and test across TI's portfolio. Development on TI hardware is made even easier with (...)
PROCESSOR-SDK-LINUX-J722S — Processor SDK Linux for J722S
J722S 處理器軟體開發套件 (SDK) 即時作業系統 (RTOS) 可搭配處理器 SDK Linux® 或處理器 SDK QNX® 組成 Jacinto™ 平台內 TDA4VEN-Q1 和 TDA4AEN-Q1 晶片單系統 (SoC) 的多處理器軟體開發平台。
PROCESSOR-SDK-J722S 提供完整軟體工具組和零組件，有助於使用者開發與部署在支援的 J722S SoC 上之應用。SDK RTOS 及處理器 SDK Linux 或處理器 SDK QNX 可搭配使用，共同實作各種機器人、視覺、工廠與建築自動化及汽車先進駕駛輔助系統 (ADAS) 的各種使用案例。
PROCESSOR-SDK-QNX-J722S — Processor SDK QNX for J722S
J722S 處理器軟體開發套件 (SDK) 即時作業系統 (RTOS) 可搭配處理器 SDK Linux® 或處理器 SDK QNX® 組成 Jacinto™ 平台內 TDA4VEN-Q1 和 TDA4AEN-Q1 晶片單系統 (SoC) 的多處理器軟體開發平台。
PROCESSOR-SDK-J722S 提供完整軟體工具組和零組件，有助於使用者開發與部署在支援的 J722S SoC 上之應用。SDK RTOS 及處理器 SDK Linux 或處理器 SDK QNX 可搭配使用，共同實作各種機器人、視覺、工廠與建築自動化及汽車先進駕駛輔助系統 (ADAS) 的各種使用案例。
PROCESSOR-SDK-RTOS-J722S — Processor SDK RTOS for J722S
J722S 處理器軟體開發套件 (SDK) 即時作業系統 (RTOS) 可搭配處理器 SDK Linux® 或處理器 SDK QNX® 組成 Jacinto™ 平台內 TDA4VEN-Q1 和 TDA4AEN-Q1 晶片單系統 (SoC) 的多處理器軟體開發平台。
PROCESSOR-SDK-J722S 提供完整軟體工具組和零組件，有助於使用者開發與部署在支援的 J722S SoC 上之應用。SDK RTOS 及處理器 SDK Linux 或處理器 SDK QNX 可搭配使用，共同實作各種機器人、視覺、工廠與建築自動化及汽車先進駕駛輔助系統 (ADAS) 的各種使用案例。
CCSTUDIO — Code Composer Studio™ integrated development environment (IDE)
CCStudio™ IDE is part of TI's extensive CCStudio™ development ecosystem and is an integrated development environment for TI's microcontrollers, processors, wireless connectivity devices, and radar sensors. CCStudio IDE is available as desktop or cloud-based applications. The cloud version (...)
DDR-CONFIG-J722S — DDR 配置工具
SYSCONFIG — Standalone desktop version of SysConfig
CCStudio™ SysConfig is part of TI's extensive CCStudio™ development ecosystem and is a configuration tool that simplifies hardware and software configuration challenges to accelerate software development.
SysConfig provides an intuitive graphical user interface for configuring pins, peripherals, (...)
TSK-3P-VX-TOOLSET — 適用於 Arm 的 TASKING VX 工具套件
適用於 Arm 的 VX 工具套件是一套經過認證的編譯器工具鏈，可用於指定 Cortex-M 與 Cortex-R 核心裝置的安全關鍵嵌入式軟體開發。透過整合 Eclipse IDE、進階多核心支援，以及與 TASKING BlueBox 除錯器的相容性，VX 工具套件可簡化開發流程。通過 TÜV NORD 認證，符合 ISO 26262（最高支援 ASIL D）及 ISO 21434 標準。
GHS-INTEGRITY-RTOS — Green Hills INTEGRITY RTOS
GHS-3P-UVELOSITY — Green Hills Software u-velOSity Safety RTOS
The µ-velOSity™ Safety RTOS is the smallest of Green Hills Software's real-time operating systems and was designed especially for microcontrollers. It supports a wide range of TI processor families using the Arm® Cortex-M or Cortex-R cores as a main CPU or as a co-processors (...)
WHIS-3P-SAFERTOS — WITTENSTEIN SAFERTOS 預先認證的安全 RTOS
SAFERTOS® 是專為嵌入式處理器設計的獨特即時作業系統。經 TÜV SÜD 預先認證，符合 IEC 61508 SIL3 與 ISO 26262 ASILD 標準。SAFERTOS® 是由 WHIS 專家團隊專為安全而打造，適用於全球重要安全應用。WHIS 與德州儀器的合作已經超過十年。在此期間，WHIS 已將 SAFERTOS® 移植至各種 TI 處理器，支援所有熱門核心，並可依要求提供其他架構。SAFERTOS® 專為您的特定處理器/編譯器組合量身打造，隨附完整的原始程式碼與設計保證包，可完全一目了然整個設計生命週期。許多 WHIS 客戶開始使用 FreeRTOS (...)
USIT-3P-SECIC-HSM — Uni-Sentry SecIC-HSM 韌體
SecIC-HSM 旨在滿足 MCU/SoC 晶片所需的網路安全要求。HSM 韌體可應用於汽車、新能源、光伏、機器人、醫療保健與航空等領域。提供的網路安全功能包括安全開機、安全通訊 (SecOC)、安全診斷、安全儲存、安全更新、安全偵錯和金鑰管理。SecIC-HSM 的優點：一站式網路安全解決方案，具備跨晶片系列的全方位軟體相容性，擁有業界領先的性能，已在近 30 家 OEM 的量產車型中成功部署，累計出貨超過 300 萬套。
USIT-3P-SECIC-PQC — Uni-Sentry SecIC-PQC 演算法韌體
Uni-Sentry 的安全解決方案採用 PQC 演算法，能夠抵抗量子電腦對傳統加密演算法所造成的解密威脅。PQC 韌體與硬體安全模組 (HSM) 進行協同優化，利用硬體加速與安全性強化，以提升加密演算法的執行效率與安全性。
Uni-Sentry 持續監控全球量子運算的發展，並更新其演算法組合。當前的 PQC 產品功能包括：
- SP 800-208：LMS 和 XMSS
- FIPS 203 (ML-KEM)：CRYSTALS-KYBER
- FIPS 204 (ML-DSA)：CRYSTALS-Dilithium
- FIPS 205 (SLH-DSA)： SPHINCS+
技術亮點
- 量子抗性認證：與 (...)
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| FCBGA (AMW) | 594 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。