TRS3253E
- VL Pin for Compatibility With Mixed-Voltage Systems Down to 1.8 V on Logic Side
- Enhanced ESD Protection on RIN Inputs and DOUT Outputs
- ±15-kV IEC 61000-4-2 Air-Gap Discharge
- ±8-kV IEC 61000-4-2 Contact Discharge
- ±15-kV Human Body Model
- Low 300-µA Supply Current
- Specified 1000-kbps Data Rate
- Auto Powerdown Plus Feature
The TRS3253E device is a three-driver and five-receiver RS-232 interface device, with split supply pins for mixed-signal operations without needing an external voltage translator. All RS-232 inputs and outputs are protected to ±15 kV using the IEC 61000-4-2 Air-Gap Discharge method, ±8 kV using the IEC 61000-4-2 Contact Discharge method, and ±15 kV using the Human Body Model.
The charge pump requires only four capacitors for operation from a single 3.3-V or 5-V supply. The TRS3253E is capable of running at data rates up to 1000 kbps, while maintaining RS-232 compliant output levels.
The TRS3253E is available in a space-saving VQFN package (4-mm × 4-mm RSM).
Auto-powerdown-plus automatically powers down drivers to reduce power after 30 seconds of inactivity. In powerdown state supply current is 10 µA maximum.
Receiver input voltage status is available on INVALID logic output even when the device is in powerdown state.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | TRS3253E RS-232 Transceiver With Split Supply Pin for Logic Side datasheet (Rev. D) | PDF | HTML | 2017年 2月 21日 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前，建立完整的終端設備設計和解決方案原型，進而縮短上市時間並降低開發成本。
在 PSpice for TI 設計與模擬工具中，您可以搜尋 TI (...)
TINA-TI — 基於 SPICE 的類比模擬程式
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| VQFN (RSM) | 32 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。