SNAS783C June 2020 – February 2021 LMX2820
PRODUCTION DATA
The LMX2820 is a high-performance, wideband frequency synthesizer with an integrated VCO and output divider. The VCO operates from 5.65 GHz to 11.3 GHz, and this can be combined with the output divider and doubler to produce any frequency in the range of 45 MHz to 22.6 GHz. Within the input path, there are two dividers and a multiplier for flexible frequency planning. The multiplier also allows the reduction of spurs by moving the frequencies away from the integer boundary. The PLL is fractional-N PLL with a programmable delta-sigma modulator up to third order. The fractional denominator is a programmable 32-bit long, which can easily provide fine frequency steps below 1-Hz resolution, or be used to do exact fractions like 1/3, 7/1000, and many others. The phase frequency detector goes up to 300 MHz in fractional mode or 400 MHz in integer mode, although minimum N-divider values must also be taken into account. For applications where deterministic or adjustable phase is desired, the PSYNC Pin can be used to get the phase relationship between the OSCIN and RFOUT pins deterministic. When this is done, the phase can be adjusted in very fine steps of the VCO period divided by the fractional denominator. The ultra-fast VCO calibration is designed for applications where the frequency must be swept or abruptly changed. The JESD204B support includes using the SROUT output to create a differential SYSREF output that can be either a single pulse or a series of pulses that occur at a programmable distance away from the rising edges of the output signal. The LMX2820 device requires only a single 3.3-V power supply. The internal power supplies are provided by integrated LDOs, eliminating the need for high-performance external LDOs. The digital logic for the SPI interface and is compatible with voltage levels from 1.8 V to 3.3 V. Table 7-1 shows the range of several of the dividers, multipliers, and fractional settings.
BLOCK | SUB-BLOCK | FIELD | MIN | MAX | COMMENTS |
---|---|---|---|---|---|
Input Path | Doubler | OSC_2X | 0 (= 1X) | 1 (= 2X) | The low noise doubler can be used to increase the phase detector frequency to improve phase noise and avoid spurs. |
Pre-R Divider | PLL_R_PRE | 1 | 4095 | Only use the Pre-R divider if the frequency is too high for the input multiplier or for the Post-R divider. | |
Input Multiplier | MULT | 3 | 7 | The input multiplier is effective for spur avoidance, increases PLL noise. | |
Post-R Divider | PLL_R | 1 | 255 | The maximum input frequency for this divider is 500 MHz for PLLR=2 and 250 MHz for PLL_R>2. Use the Pre-R divider if necessary. | |
N Divider | N Divider | PLL_N | ≥ 12 | 32767 | The minimum divide depends on the modulator order, VCO frequency/core, and choice of internal/external VCO. |
Fractional numerator | PLL_NUM | 1 | 232 – 1 = 4294967295 | PLL_NUM should be smaller than PLL_DEN | |
Fractional Denominator | PLL_DEN | 0 | 232 – 1 = 4294967295 | The fractional denominator is programmable and can assume any value between 1 and 232 – 1; it is not a fixed denominator. | |
Fractional Order | MASH_ORDER | 0 | 3 | The fractional order is programmable from 0 to 3; 0 is integer mode. | |
PFDIN Path | PFD Input Divider | EXTPFD_DIV | 1 | 63 | |
External VCO | External VCO Divider | EXTVCO_DIV | 1 | 2 | If the VCO frequency exceeds 11.3 GHz, then use divide by 2, otherwise use divide by 1 (bypass). |
SYSREF | Pre-Divider | SYSREF_DIV_PRE | 1 | 4 | Supports 1, 2 and 4 ONLY. There is an additional divide-by-2 in this block. The total pre-divider value is 2 × SYSREF_DIV_PRE. |
Divider | SYSREF_DIV | 0 | 2047 | Total divider value is 2 + SYSREF_DIV. | |
Extra Divide | None | 4 | 4 | This is a fixed divide-by-4 divider. | |
Outputs | OUTA Divider | CHDIVA | 2 | 128 | This is a power-of-2 divider that supports 2, 4, 8, 16, 32, 64 and 128. |
OUTB Divider | CHDIVB | 2 | 128 | This is a power-of-2 divider that supports 2, 4, 8, 16, 32, 64 and 128. | |
Output Frequency | n/a | 45 | 22600 | Below 5.65 GHz, the channel divider is used. 5.65 - 11.23 GHz is direct VCO. 11.3 - 22.6 GHz is using the output doubler. |