Home Power management Gate drivers Isolated gate drivers

UCC5350

ACTIVE

3kVrms, 5A/5A single-channel isolated gate driver with miller clamp or split out & 8V or 12V UVLO

Product details

Number of channels 1 Isolation rating Basic, Reinforced Withstand isolation voltage (VISO) (Vrms) 3000, 5000 Working isolation voltage (VIOWM) (Vrms) 990, 2121 Transient isolation voltage (VIOTM) (VPK) 4242, 7000 Power switch GaNFET, IGBT, MOSFET, SiCFET Peak output current (A) 10 Features Active miller clamp, Split output Output VCC/VDD (max) (V) 33 Output VCC/VDD (min) (V) 9.5 Input supply voltage (min) (V) 3 Input supply voltage (max) (V) 15 Propagation delay time (µs) 0.065 Input threshold CMOS Operating temperature range (°C) -40 to 125 Rating Catalog Bootstrap supply voltage (max) (V) 2121 Rise time (ns) 10 Fall time (ns) 10 Undervoltage lockout (typ) (V) 8, 12
Number of channels 1 Isolation rating Basic, Reinforced Withstand isolation voltage (VISO) (Vrms) 3000, 5000 Working isolation voltage (VIOWM) (Vrms) 990, 2121 Transient isolation voltage (VIOTM) (VPK) 4242, 7000 Power switch GaNFET, IGBT, MOSFET, SiCFET Peak output current (A) 10 Features Active miller clamp, Split output Output VCC/VDD (max) (V) 33 Output VCC/VDD (min) (V) 9.5 Input supply voltage (min) (V) 3 Input supply voltage (max) (V) 15 Propagation delay time (µs) 0.065 Input threshold CMOS Operating temperature range (°C) -40 to 125 Rating Catalog Bootstrap supply voltage (max) (V) 2121 Rise time (ns) 10 Fall time (ns) 10 Undervoltage lockout (typ) (V) 8, 12
SOIC (D) 8 29.4 mm² 4.9 x 6 SOIC (DWV) 8 67.275 mm² 5.85 x 11.5
  • Feature options
    • Split outputs (UCC53x0S)
    • UVLO referenced to GND2 (UCC53x0E)
    • Miller clamp option (UCC53x0M)
  • 8-pin D (4mm creepage) and DWV (8.5mm creepage) package
  • 60ns (typical) propagation delay
  • 100kV/µs minimum CMTI
  • Isolation barrier life > 40 Years
  • 3V to 15V input supply voltage
  • Up to 33V driver supply voltage
    • 8V and 12V UVLO options
  • Negative 5V handling capability on input pins
  • Safety-related certifications:
    • 7000VPK isolation DWV (planned) and 4242VPK isolation D per DIN V VDE V 0884-11:2017-01 and DIN EN 61010-1
    • 5000VRMS DWV and 3000VRMS D isolation rating for 1 minute per UL 1577
    • CQC certification per GB4943.1-2011 D and DWV (planned)
  • CMOS inputs
  • Operating temperature: –40°C to +125°C
  • Feature options
    • Split outputs (UCC53x0S)
    • UVLO referenced to GND2 (UCC53x0E)
    • Miller clamp option (UCC53x0M)
  • 8-pin D (4mm creepage) and DWV (8.5mm creepage) package
  • 60ns (typical) propagation delay
  • 100kV/µs minimum CMTI
  • Isolation barrier life > 40 Years
  • 3V to 15V input supply voltage
  • Up to 33V driver supply voltage
    • 8V and 12V UVLO options
  • Negative 5V handling capability on input pins
  • Safety-related certifications:
    • 7000VPK isolation DWV (planned) and 4242VPK isolation D per DIN V VDE V 0884-11:2017-01 and DIN EN 61010-1
    • 5000VRMS DWV and 3000VRMS D isolation rating for 1 minute per UL 1577
    • CQC certification per GB4943.1-2011 D and DWV (planned)
  • CMOS inputs
  • Operating temperature: –40°C to +125°C

The UCC53x0 is a family of single-channel, isolated gate drivers designed to drive MOSFETs, IGBTs, SiC MOSFETs, and GaN FETs (UCC5350SBD). The UCC53x0S provides a split output that controls the rise and fall times individually. The UCC53x0M connects the gate of the transistor to an internal clamp to prevent false turn-on caused by Miller current. The UCC53x0E has its UVLO2 referenced to GND2 to get a true UVLO reading.

The UCC53x0 is available in a 4mm SOIC-8 (D) or 8.5mm SOIC-8 (DWV) package and can support isolation voltage up to 3kVRMS and 5kVRMS, respectively. With these various options the UCC53x0 family is a good fit for motor drives and industrial power supplies.

Compared to an optocoupler, the UCC53x0 family has lower part-to-part skew, lower propagation delay, higher operating temperature, and higher CMTI.

The UCC53x0 is a family of single-channel, isolated gate drivers designed to drive MOSFETs, IGBTs, SiC MOSFETs, and GaN FETs (UCC5350SBD). The UCC53x0S provides a split output that controls the rise and fall times individually. The UCC53x0M connects the gate of the transistor to an internal clamp to prevent false turn-on caused by Miller current. The UCC53x0E has its UVLO2 referenced to GND2 to get a true UVLO reading.

The UCC53x0 is available in a 4mm SOIC-8 (D) or 8.5mm SOIC-8 (DWV) package and can support isolation voltage up to 3kVRMS and 5kVRMS, respectively. With these various options the UCC53x0 family is a good fit for motor drives and industrial power supplies.

Compared to an optocoupler, the UCC53x0 family has lower part-to-part skew, lower propagation delay, higher operating temperature, and higher CMTI.

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device
UCC5310 ACTIVE 3kVrms/5kVrms, 2A/1A single-channel isolated gate driver with miller clamp, 12V UVLO & D or DWV pkg UCC5310 offers an option for Miller clamp, but lower output current

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 17
Type Title Date
* Data sheet UCC53x0 Single-Channel Isolated Gate Drivers datasheet (Rev. J) PDF | HTML 02 Aug 2024
Certificate VDE Certificate for Basic Isolation for DIN EN IEC 60747-17 (Rev. W) 31 Jan 2024
White paper Circuit Board Insulation Design According to IEC60664 for Motor Drive Apps PDF | HTML 31 Aug 2023
Certificate UCC53xx CQC Certificate of Product Certification (Rev. A) 16 Aug 2023
Certificate UL Certification E181974 Vol 4. Sec 7 (Rev. C) 02 Dec 2022
Application brief The Use and Benefits of Ferrite Beads in Gate Drive Circuits PDF | HTML 16 Dec 2021
Technical article The impact of an isolated gate driver’s input stage for motor-drive applications PDF | HTML 29 Sep 2020
E-book Ein Techniker-Leitfaden für Industrieroboter-Designs 25 Mar 2020
Application brief External Gate Resistor Selection Guide (Rev. A) 28 Feb 2020
Application brief Understanding Peak IOH and IOL Currents (Rev. A) 28 Feb 2020
E-book E-book: An engineer’s guide to industrial robot designs 12 Feb 2020
Application brief Enable Function with Unused Differential Input 11 Jul 2018
Functional safety information Isolation in solar power converters: Understanding the IEC62109-1 safety standar (Rev. A) 18 May 2018
EVM User's guide UCC5390ECDWV Isolated Gate Driver Evaluation Module User's Guide 25 Jan 2018
User guide UCC53x0xD Evaluation Module 21 Jun 2017
Analog Design Journal Common-mode transient immunity for isolated gate drivers 30 Oct 2015
White paper High-voltage reinforced isolation: Definitions and test methodologies 16 Oct 2014

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

UCC5320SCEVM-058 — UCC5320SC isolated gate driver evaluation module

UCC5320SCEVM is an Evaluation Module used to evaluate UCC53xx family of devices and it provides user with flexiblity of configuring  driver to Split output, miller clamp or UVLO based on the device used . The EVM features enough test points & jumper options for one to evaluate the device (...)
User guide: PDF
Not available on TI.com
Simulation model

UCC5350MCD PSpice Transient Model (Rev. A)

SLLM368A.ZIP (54 KB) - PSpice Model
Simulation model

UCC5350MCD Unencrypted PSpice Transient Model (Rev. A)

SLLM367A.ZIP (3 KB) - PSpice Model
Simulation model

UCC5350SBD PSpice Transient Model

SLLM379.ZIP (53 KB) - PSpice Model
Simulation model

UCC5350SBD Unencrypted PSpice Transient Model

SLLM378.ZIP (3 KB) - PSpice Model
Calculation tool

SLURAY7 UCC53x0 Gate Resistor and Thermal Calculator Tool

Supported products & hardware

Supported products & hardware

Products
Isolated gate drivers
UCC5310 3kVrms/5kVrms, 2A/1A single-channel isolated gate driver with miller clamp, 12V UVLO & D or DWV pkg UCC5320 3k/5kVrms, 2A/2A single-channel isolated gate driver with UVLO referenced to GND or split output UCC5350 3kVrms, 5A/5A single-channel isolated gate driver with miller clamp or split out & 8V or 12V UVLO UCC5350-Q1 Automotive, ±5-A single-channel isolated gate driver with miller clamp or split outputs for IGBT/SiC UCC5390 3kVrms/5kVrms, ±10A single-channel isolated gate driver with UVLO referenced to GND or split output UCC5390-Q1 Automotive 17-A 5kv RMS single channel isolated gate driver
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Reference designs

PMP23126 — 3-kW phase-shifted full bridge with active clamp reference design with > 270-W/in3 power density

This reference design is a GaN-based 3-kW phase-shifted full bridge (PSFB) targeting maximum power density. The design has an active clamp to minimize voltage stress on the secondary synchronous rectifier MOSFETs enabling use of lower voltage-rating MOSFETs with better figure-of-merit (FoM). (...)
Test report: PDF
Reference designs

PMP23331 — 19-W, AC/DC multioutput 5-V and 12-V ZVS flyback reference design for server applications

This reference design converts a universal AC input to an isolated 12-V, 1.5-A output and an isolated 5-V, 0.2-A output. The design achieves a peak efficiency of 92.7%. This reference design features UCC28781-Q1 which is a zero-voltage switching (ZVS) flyback controller to minimize switching (...)
Test report: PDF
Reference designs

TIDA-01599 — TÜV SÜD-assessed safe torque off (STO) reference design for industrial drives (IEC 61800-5-2)

This reference design outlines a safe torque off (STO) subsystem for a three-phase inverter with CMOS input isolated IGBT gate drivers. The STO subsystem employs a dual-channel architecture (1oo2) with a hardware fault tolerance of 1 (HFT=1). It is implemented following a de-energize trip concept. (...)
Design guide: PDF
Schematic: PDF
Reference designs

PMP23224 — 220-W active-clamp flyback battery charger reference design

This reference design is a 220-W, active clamp flyback battery charger design with power factor correction (PFC) front end. This design takes a universal AC input of 90 V to 264 V and charges a battery with a VOUT range of 6-V to 22-V.
Test report: PDF
Reference designs

TIDA-01420 — Basic Isolated Three-Phase Compact Power Stage Reference Design for Industrial Drives

This three-phase, compact power stage reference design for industrial drives, which uses a UCC53xx gate driver to support basic capacitive isolation requirements, provides an increased lifespan and better propagation delay match over optocouplers to minimize inverter deadband distortions and (...)
Design guide: PDF
Schematic: PDF
Package Pins CAD symbols, footprints & 3D models
SOIC (D) 8 Ultra Librarian
SOIC (DWV) 8 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos