This device family features a multiSPI digital interface that allows the host controller to operate at slower SCLK speeds and still achieve the required throughput and response time. The multiSPI digital interface module offers three options to reduce the SCLK speed required for data transfer:
These three options can be combined to achieve further reduction in SCLK speed.
There are various factors that limit the maximum SCLK frequency in a system.
Figure 47 shows the delays in the communication channel between the host controller and the device in a typical serial communication.
For example, if tpcb_CK and tpcb_SDO are the delays introduced by the printed circuit board (PCB) traces for the serial clock and SDO signals, td_CKDO is the clock-to-data delay of the device, td_ISO is the propagation delay introduced by the digital isolator, and tsu_h is the setup time specification of the host controller, then the total delay in the path is given by Equation 11:
In a standard SPI protocol, the host controller and the device launch and capture data bits on alternate SCLK edges. Therefore, the td_total_serial delay must be kept to less than half of the SCLK duration. Equation 12 shows the fastest clock allowed by the SPI protocol:
Larger values of the td_total_serial delay restricts the maximum SCLK speed for the SPI protocol, resulting in higher read and response times, and can possibly limit the throughput.
Figure 48 shows a delay (td_delcap) introduced in the capture path (inside the host controller).
The total delay in the path modifies to Equation 13:
This reduction in total delay allows the SPI protocol to operate at higher clock speeds.
The multiSPI digital interface module offers two additional options to remove the restriction on the SCLK speed:
The reduction in total delay allows the serial interface to operate at higher clock speeds.
As illustrated in Figure 49, in ADC-Clock-Master mode, the device provides a synchronous output clock (on the RVS pin) along with the output data (on the SDO-x pins).
For negligible values of toff_STRDO, the total delay in the path for a source-synchronous data transfer, is given by Equation 15:
As shown by the difference between Equation 11 and Equation 15, using ADC-Clock-Master mode completely eliminates the effect of isolator delays (td_ISO) and clock-to-data delays (td_CKDO); typically, the largest contributors in the overall delay computation.
Furthermore, the actual values of tpcb_RVS and tpcb_SDO do not matter. In most cases, the td_total_srcsync delay can be kept at a minimum by routing the RVS and SDO lines together on the PCB. Therefore, the ADC-Clock-Master mode allows the data transfer between the host controller and the device to operate at much higher SCLK speeds. For more information about using ADC-Clock-Master to mode to achieve fast SCLK speeds, with an isolated interface or high routing delays, see Optimizing Data Transfer on High-Resolution, High Throughput Data Converters. Zone 2 data transfer also enables longer quiet time for analog input settling, and is discussed in Improving Input Settling for Precision Data Converters.