10.1 Layout Guidelines
In order to increase the reliability and feasibility of the project it is recommended to adhere to the following guidelines for PCB layout.
- Minimize stray capacitance on the VS node. Place the voltage sense resistors (RS1 and RS2 in Figure 24 through Figure 27) close to the VS pin.
- TI recommends to connect the HV input to a non-switching source of high voltage, not to the MOSFET drain, to avoid injecting high-frequency capacitive current pulses into the device.
- Arrange the components to minimize the loop areas of the switching currents as much as possible. These areas include such loops as the transformer primary winding current loop, the MOSFET gate-drive loop, the primary snubber loop, the auxiliary winding loop and the secondary output current loop.