SPRUIW7A October   2020  – February 2022

 

  1.   Trademarks
  2. 1Introduction
    1. 1.1 Key Features
    2. 1.2 Thermal Compliance
    3. 1.3 REACH Compliance
    4. 1.4 Electrostatic Discharge (ESD) Compliance
  3. 2J7200 EVM Overview
    1. 2.1 J7200 EVM Board Identification
    2. 2.2 J7200 SOM Component Identification
    3. 2.3 Jacinto7 Common Processor Component Identification
    4. 2.4 Quad Ethernet Components Identification
  4. 3EVM User Setup/Configuration
    1. 3.1 Power Requirements
    2. 3.2 Power ON Switch and Power LEDs
      1. 3.2.1 Over Voltage and Under Voltage Protection Circuit
      2. 3.2.2 Power Regulators and Power Status LEDs
    3. 3.3 EVM Reset/Interrupt Push Buttons
    4. 3.4 EVM DIP Switches
      1. 3.4.1 EVM Configuration DIP Switch
      2. 3.4.2 SOM Configuration DIP Switch
      3. 3.4.3 Boot Modes
      4. 3.4.4 Other Selection Switches
    5. 3.5 EVM UART/COM Port Mapping
  5. 4J7200 EVM Hardware Architecture
    1. 4.1  J7200 EVM Hardware Top Level Diagram
    2. 4.2  J7200 EVM Interface Mapping
    3. 4.3  I2C Address Mapping
    4. 4.4  GPIO Mapping
    5. 4.5  Power Supply
      1. 4.5.1 Power Sequencing
      2. 4.5.2 Voltage Supervisor
      3. 4.5.3 DDR I/O Voltage Selection
      4. 4.5.4 J7200 SoC SLEEP Logic Operation
      5. 4.5.5 J7200 SoC MCU Only Operation
      6. 4.5.6 J7200 SoC GPIO Retention Operation
      7. 4.5.7 J7200 SoC DDR Retention Operation
      8. 4.5.8 Power Monitoring
      9. 4.5.9 Power Test Points
    6. 4.6  Reset
    7. 4.7  Clock
      1. 4.7.1 Processor’s Primary Clock
      2. 4.7.2 Processor’s Secondary/SERDES Ref Clock
      3. 4.7.3 EVM Peripheral Ref Clock
    8. 4.8  Memory Interfaces
      1. 4.8.1 LPDDR4 Interface
      2. 4.8.2 OSPI Interface
      3. 4.8.3 MMC Interface
        1. 4.8.3.1 MMC0 - eMMC Interface
        2. 4.8.3.2 MMC1 – Micro SD Interface
      4. 4.8.4 Board ID EEPROM Interface
      5. 4.8.5 Boot EEPROM Interface
    9. 4.9  MCU Ethernet Interface
      1. 4.9.1 Gigabit Ethernet PHY Default Configuration
    10. 4.10 QSGMII Ethernet Interface
    11. 4.11 PCIe Interface
      1. 4.11.1 X2 Lane PCIe Interface
    12. 4.12 USB Interface
      1. 4.12.1 USB 3.1 Interface
      2. 4.12.2 USB 2.0 Interface
        1. 4.12.2.1 To PCIe Card Wi-Fi/BT
        2. 4.12.2.2 To Expansion Connector
      3. 4.12.3 USB 3.0 Micro AB Interface (Reserved Port)
    13. 4.13 Audio Interface
      1. 4.13.1 Line IN Port
      2. 4.13.2 MIC Input Port
      3. 4.13.3 Line Out Port
      4. 4.13.4 Head Phone Port
      5. 4.13.5 Port Mapping
    14. 4.14 CAN Interface
      1. 4.14.1 MCU CAN0
      2. 4.14.2 MCU CAN1
      3. 4.14.3 MAIN CAN3 (supports WAKE function)
      4. 4.14.4 MAIN CAN0
    15. 4.15 FPD Interface (Audio Deserializer)
    16. 4.16 I3C Interface
      1. 4.16.1 Gyroscope
      2. 4.16.2 I3C Header
    17. 4.17 ADC Interface
    18. 4.18 RTC Interface
    19. 4.19 Apple Authentication Header
      1. 4.19.1 Module Interface
    20. 4.20 JTAG Emulation
    21. 4.21 EVM Expansion Connectors
    22. 4.22 ENET Expansion Connector
      1. 4.22.1 Power Requirements
      2. 4.22.2 Clock
        1. 4.22.2.1 Main Clock
        2. 4.22.2.2 Optional Clock
      3. 4.22.3 Reset Signals
      4. 4.22.4 Ethernet Interface
        1. 4.22.4.1 Quad Port SGMII PHY Default Configuration
      5. 4.22.5 Board ID EEPROM Interface
  6. 5Functional Safety
  7. 6Revision History

4.2 J7200 EVM Interface Mapping

J7200 EVM Interface Mapping table is provided in Table 4-1.

Table 4-1 J7200 EVM Interface Mapping Table
Interface Name Port on SoC Connected Peripheral
Memory – LPDDR4 DDR0 LPDDR4 Memory (MT53D1024M32D4DT)
Memory – OSPI MCU_OSPI0 xSPI Memory (S28HS512TGABHM010)
(Channel B of 1:2 Mux TS3DDR3812RUAR)
Memory – Hyper Flash MCU_OSPI0 'Hyper flash Memory (S71KS512SC0BHV000)
(Channel C of 1:2 Mux TS3DDR3812RUAR)
Memory – eMMC MMC0 eMMC Memory (MTFC16GAPALBH-AAT ES)
Memory – Micro SD Socket MMC1 Micro-SD Card Cage (DM3BT-DSF-PEJS)
Memory – Board ID EEPROM WKUP_I2C0 EEPROM Memory (CAT24C256WI-GT3)
(CAV24C256WE-GT3 for J700 SOM)
Memory – Boot EEPROM MCU_I2C0 EEPROM Memory (AT24CM01)
Ethernet – RGMII MCU_RGMII1 Ethernet PHY (DP83867ERGZT)
Ethernet – Quad SGMII SERDES0 (SGMII1) Ethernet PHY (VSC8514XMK)
USB – 3.1 Type C + PD + CC Controller SERDES0 (USB0) USB PD + CC Controller
(PTPS25830QWRHBTQ1 + TUSB321RWBR)
(Type C Superspeed lines are muxed using 1:2 mux HD3SS3212IRKSR)
USB – 2.0 (HUB) USB0 USB 2.0 Hub (TUSB4041IPAPR) (USB0 lines of SoC are muxed between HUB and Type C using two mux ICs TS3USB221ARSER and SN74CB3Q3257PWR)
Audio Codec McASP0 Audio Codec (PCM3168APAP)
PCI2 – x4 Lane Socket (x2 Lane) SERDES1 (PCIe1) PCIe 4-L Connector (10142333-10111MLF)
UART Terminal (UART-to-USB) UART [0:1] and 3 Quad Port USB-UART bridge (FT4232HL)
UART Terminal (UART-to-USB) WKUP_UART0 and MCU_UART0 Dual Port USB-UART bridge (FT2232HL)
CAN (4x) MCU_MCAN0 CAN Transceiver W/ Wake function (TCAN1043-Q1)
MCU_MCAN1 CAN Transceiver TCAN1042HGVD
MCAN3 CAN Transceiver W/ Wake function (TCAN1043-Q1)
(1:3 active mux is used on SoM board)
MCAN0 CAN Transceiver (TCAN1042HGVD)
ADC Header MCU_ADC0 2x10, 2.54mm Header (TSW-110-07-S-D)