The AC138 decoders/demultiplexers are designed for high-performance memory-decoding and data-routing applications that require very short propagation-delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.
The conditions at the binary-select inputs and the three enable inputs select one of eight output lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters, and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications (see Application Information).
|Part number||Order||Function||Technology Family||VCC (Min) (V)||VCC (Max) (V)||Channels (#)||Voltage (Nom) (V)||F @ nom voltage (Max) (MHz)||ICC @ nom voltage (Max) (mA)||tpd @ nom Voltage (Max) (ns)||Configuration||Type||IOL (Max) (mA)||IOH (Max) (mA)||Rating||Operating temperature range (C)||Package Group||Package size: mm2:W x L (PKG)||Bits (#)||Digital input leakage (Max) (uA)||ESD CDM (kV)||ESD HBM (kV)|
|3:8||Standard||24||-24||Catalog||-55 to 125||
PDIP | 16
SOIC | 16
16PDIP: 181 mm2: 9.4 x 19.3 (PDIP | 16)
16SOIC: 59 mm2: 6 x 9.9 (SOIC | 16)
|CD54AC138||Samples not available||Decoder/Demultiplexer||AC||1.5||5.5||1||
|3:8||Standard||24/-24||Military||-55 to 125||CDIP | 16||16CDIP: 135 mm2: 6.92 x 19.56 (CDIP | 16)||8||5||0.75||2|