Home Clocks & timing Clock buffers
Home
Clocks & timing
Clock buffers

CDC208

ACTIVE

5-V dual 1-to-4 clock driver

Order now
Data sheet

CDC208

ACTIVE
Data sheet Order now

Product details

Number of outputs 8 Core supply voltage (V) 5 Output supply voltage (V) 5 Output skew (ps) 1000 Operating temperature range (°C) -40 to 85 Rating Catalog Output type CMOS Input type TTL
Number of outputs 8 Core supply voltage (V) 5 Output supply voltage (V) 5 Output skew (ps) 1000 Operating temperature range (°C) -40 to 85 Rating Catalog Output type CMOS Input type TTL
SOIC (DW) 20 131.84 mm² (12.8 mm × 10.3 mm) SOP (NS) 20 98.28 mm² (12.6 mm × 7.8 mm)
  • Low-Skew Propagation Delay Specifications for Clock-Driver Applications
  • TTL-Compatible Inputs and CMOS-Compatible Outputs
  • Flow-Through Architecture Optimizes
    PCB Layout
  • Center-Pin VCC and GND Pin Configurations Minimize High-Speed Switching Noise
  • EPICTM (Enhanced-Performance Implanted CMOS) 1-um Process
  • 500-mA Typical Latch-Up Immunity at 125°C
  • Package Options Include Plastic Small-Outline (DW)

EPIC is a trademark of Texas Instruments Incorporated.
  • Low-Skew Propagation Delay Specifications for Clock-Driver Applications
  • TTL-Compatible Inputs and CMOS-Compatible Outputs
  • Flow-Through Architecture Optimizes
    PCB Layout
  • Center-Pin VCC and GND Pin Configurations Minimize High-Speed Switching Noise
  • EPICTM (Enhanced-Performance Implanted CMOS) 1-um Process
  • 500-mA Typical Latch-Up Immunity at 125°C
  • Package Options Include Plastic Small-Outline (DW)

EPIC is a trademark of Texas Instruments Incorporated.

The CDC208 contains dual clock-driver circuits that fanout one input signal to four outputs with minimum skew for clock distribution (see Figure 2). The device also offers two output-enable (OE1\ and OE2\) inputs for each circuit that can force the outputs to be disabled to a high-impedance state or to a high- or low-logic level independent of the signal on the respective A input.

Skew parameters are specified for a reduced temperature and voltage range common to many applications.

The CDC208 is characterized for operation from -40°C to 85°C.

The CDC208 contains dual clock-driver circuits that fanout one input signal to four outputs with minimum skew for clock distribution (see Figure 2). The device also offers two output-enable (OE1\ and OE2\) inputs for each circuit that can force the outputs to be disabled to a high-impedance state or to a high- or low-logic level independent of the signal on the respective A input.

Skew parameters are specified for a reduced temperature and voltage range common to many applications.

The CDC208 is characterized for operation from -40°C to 85°C.

filter Find other Clock buffers
Download

Similar products you might be interested in

open-in-new Compare alternates
Similar functionality to the compared device.
LMK1C1108 ACTIVE 8-channel output LVCMOS 1.8-V buffer 1.8-V, 2.5-V, and 3.3-V LVCMOS clock buffer
LMK1C1104 ACTIVE 4-channel output LVCMOS 1.8-V buffer 1 to 4 LVCMOS fanout clock buffer
LMK1C1106 ACTIVE 6-channel output LVCMOS 1.8-V buffer 1.8-V, 2.5-V, and 3.3-V LVCMOS clock buffer

Technical documentation

No results found. Please clear your search and try again.
View all 1
Top documentation Type Title Format options Date
* Data sheet Dual 1-Line To 4-Line Clock Drivers With 3-State Outputs datasheet (Rev. F) Oct 28, 1998

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​