Product details


Function Clock buffer, Single-ended Additive RMS jitter (Typ) (fs) 19.2 Output frequency (Max) (MHz) 250 Number of outputs 6 Output supply voltage (V) 1.8, 2.5, 3.3 Core supply voltage (V) 1.8, 2.5, 3.3 Output skew (ps) 35 Features 1:6 fanout, Synchronous output enable Operating temperature range (C) -40 to 125 Rating Catalog Output type LVCMOS Input type LVCMOS open-in-new Find other Clock buffers

Package | Pins | Size

TSSOP (PW) 14 32 mm² 5 x 6.4 open-in-new Find other Clock buffers


  • High-performance 1:6 and 1:8 LVCMOS clock buffer
  • Very low output skew < 55 ps
  • Extremely low additive jitter < 25-fs nominal
    • 12-fs typical at VDD = 3.3 V
    • 15-fs typical at VDD = 2.5 V
    • 28-fs typical at VDD = 1.8 V
  • Very low propagation delay < 3 ns
  • Synchronous output enable
  • Supply voltage: 3.3 V, 2.5 V, or 1.8 V
    • 3.3-V tolerant input at all supply voltages
  • Industry high ESD rating of 9000 V HBM
  • fmax = 250 MHz for 3.3 V fmax = 200-MHz for 2.5 V and 1.8 V
  • Operating temperature range: –40 °C to 125 °C
  • Available in 14-pin and 16-pin TSSOP package

All trademarks are the property of their respective owners.

open-in-new Find other Clock buffers


The LMK1C110x is a modular, high-performance, low-skew, general-purpose clock buffer family from Texas Instruments.

The entire family is designed with a modular approach in mind. Five different fan-out variations, 1:2, 1:3, 1:4, 1:6 and 1:8 are available.

All of the devices within this family are pin-compatible to each other and backwards compatible to the CDCLVC110x family for easy handling.

All family members share the same high performing characteristics such as low additive jitter, low skew, and wide operating temperature range.

The LMK1C110x supports a synchronous output enable control (1G) which switches the outputs into a low state when 1G is low.

The LMK1C110x family operates in a 1.8-V, 2.5-V and 3.3-V environment and are characterized for operation from – 40 °C to 125 °C.

open-in-new Find other Clock buffers
Similar products you might be interested in
open-in-new Compare products
Same functionality but is not pin-for-pin or parametrically equivalent to the compared device:
LMK1C1104 ACTIVE 4-channel output LVCMOS 1.8-V buffer 4 outputs vs. 8 outputs
NEW LMK1C1108 ACTIVE 8-channel output LVCMOS 1.8-V buffer 6 outputs vs. 8 outputs

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet LMK1C110x 1.8-V, 2.5-V, and 3.3-V LVCMOS Clock Buffer Family datasheet Dec. 21, 2020

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

document-generic User guide
LMK1C1108 is a high-performance, low additive jitter LVCMOS clock buffer with one LVCMOS input, eight LVCMOS outputs, and a global output enable pin. This evaluation module (EVM) is designed to demonstrate the electrical performance of the LMK1C1108. This EVM can also be used to evaluate other (...)
  • Easy to use evaluation board to fan-out up to 8 LVCMOS clocks with low phase noise/jitter
  • Output enable pin configurable through jumper
  • Board powered from a single 3.3V / 2.5V / 1.8V supply
  • Board supports up to eight clock outputs for pin compatible TSSOP devices in the industry standard footprint

Design tools & simulation

PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)

CAD/CAE symbols

Package Pins Download
TSSOP (PW) 14 View options

Ordering & quality

Information included:
  • RoHS
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​