Product details

Number of receivers 4 Number of transmitters 0 Duplex Half Supply voltage (Nom) (V) 3.3 Signaling rate (Max) (Mbps) 10 IEC 61000-4-2 contact (+/- kV) None Fault protection (V) -14 to 14 Common mode range -7 to 7 Number of nodes 32 Isolated No ICC (Max) (mA) 15 Rating Catalog Operating temperature range (C) -40 to 85
Number of receivers 4 Number of transmitters 0 Duplex Half Supply voltage (Nom) (V) 3.3 Signaling rate (Max) (Mbps) 10 IEC 61000-4-2 contact (+/- kV) None Fault protection (V) -14 to 14 Common mode range -7 to 7 Number of nodes 32 Isolated No ICC (Max) (mA) 15 Rating Catalog Operating temperature range (C) -40 to 85
SOIC (D) 16 59 mm² 9.9 x 6
  • Low Power CMOS Design (30 mW typical)
  • Interoperable with Existing 5V RS-422 Networks
  • Industrial and Military Temperature Range
  • Conforms to TIA/EIA-422-B (RS-422) and ITU-T V.11 Recommendation
  • 3.3V Operation
  • ±7V Common Mode Range @ VID = 3V
  • ±10V Common Mode Range @ VID = 0.2V
  • Receiver OPEN Input Failsafe Feature
  • Guaranteed AC Parameter:
    •  Maximum Receiver Skew: 4 ns
    •  Maximum Transition Time: 10 ns
  • Pin Compatible with DS26C32AT
  • 32 MHz Toggle Frequency
  • > 6.5k ESD Tolerance (HBM)
  • Available in SOIC and CLGA Packaging
  • Standard Microcircuit Drawing (SMD) 5962-98585

All trademarks are the property of their respective owners.

  • Low Power CMOS Design (30 mW typical)
  • Interoperable with Existing 5V RS-422 Networks
  • Industrial and Military Temperature Range
  • Conforms to TIA/EIA-422-B (RS-422) and ITU-T V.11 Recommendation
  • 3.3V Operation
  • ±7V Common Mode Range @ VID = 3V
  • ±10V Common Mode Range @ VID = 0.2V
  • Receiver OPEN Input Failsafe Feature
  • Guaranteed AC Parameter:
    •  Maximum Receiver Skew: 4 ns
    •  Maximum Transition Time: 10 ns
  • Pin Compatible with DS26C32AT
  • 32 MHz Toggle Frequency
  • > 6.5k ESD Tolerance (HBM)
  • Available in SOIC and CLGA Packaging
  • Standard Microcircuit Drawing (SMD) 5962-98585

All trademarks are the property of their respective owners.

The DS26LV32A is a high speed quad differential CMOS receiver that meets the requirements of both TIA/EIA-422-B and ITU-T V.11. The CMOS DS26LV32AT features typical low static ICC of 9 mA which makes it ideal for battery powered and power conscious applications. The TRI-STATE enables, EN and EN*, allow the device to be active High or active Low. The enables are common to all four receivers.

The receiver output (RO) is guaranteed to be High when the inputs are left open. The receiver can detect signals as low as ±200 mV over the common mode range of ±10V. The receiver outputs (RO) are compatible with TTL and LVCMOS levels.

The DS26LV32A is a high speed quad differential CMOS receiver that meets the requirements of both TIA/EIA-422-B and ITU-T V.11. The CMOS DS26LV32AT features typical low static ICC of 9 mA which makes it ideal for battery powered and power conscious applications. The TRI-STATE enables, EN and EN*, allow the device to be active High or active Low. The enables are common to all four receivers.

The receiver output (RO) is guaranteed to be High when the inputs are left open. The receiver can detect signals as low as ±200 mV over the common mode range of ±10V. The receiver outputs (RO) are compatible with TTL and LVCMOS levels.

Download

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet DS26LV32AT 3V Enhanced CMOS Quad Differential Line Receiver datasheet (Rev. C) 19 Feb 2013
Application note AN-903 A Comparison of Differential Termination Techniques (Rev. B) 26 Apr 2013

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

DS26LV32AT IBIS Model

SNLM069.ZIP (4 KB) - IBIS Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
Package Pins Download
SOIC (D) 16 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos