Product details

VO (V) 2.5 Initial accuracy (Max) (%) 0.05 Temp coeff (Max) (ppm/ degree C) 3 Vin (Min) (V) 3 Vin (Max) (V) 5.5 Iq (Typ) (uA) 820 Rating Catalog Features Integrated low-output impedance buffer Iout/Iz (Max) (mA) 4 Shutdown current (ISD) (Typ) (uA) 1
VO (V) 2.5 Initial accuracy (Max) (%) 0.05 Temp coeff (Max) (ppm/ degree C) 3 Vin (Min) (V) 3 Vin (Max) (V) 5.5 Iq (Typ) (uA) 820 Rating Catalog Features Integrated low-output impedance buffer Iout/Iz (Max) (mA) 4 Shutdown current (ISD) (Typ) (uA) 1
VSSOP (DGK) 8 15 mm² 3 x 4.9
  • Excellent Temperature Drift Performance
    • 3 ppm/°C (max) from 0°C to +70°C
  • Extremely Low Noise
    • Total Noise: 5 µVRMS With 47-µF Capacitor
    • 1/f Noise (0.1 Hz to 10 Hz): 3 µVPP/V
  • Integrated ADC Drive Buffer
    • Low Output Impedance: < 50 mΩ (0-200 kHz)
    • First Sample Precise to 18 Bits With ADS8881
    • Enables Burst-Mode DAQ Systems
  • Low Supply Current: 820 µA
  • Low Shutdown Current: 1 µA
  • High Initial Accuracy: ±0.05%
  • Very-Low Noise and Distortion
    • SNR: 100.5 dB, THD: –125 dB (ADS8881)
    • SNR: 106 dB, THD: –120 dB (ADS127L01)
  • Output Current Drive: ±4 mA
  • Programmable Short-Circuit Current
  • Verified to Drive REF Pin of ADS88xx family of SAR ADCs and ADS127xx family of Wideband ΔΣ ADCs
  • Excellent Temperature Drift Performance
    • 3 ppm/°C (max) from 0°C to +70°C
  • Extremely Low Noise
    • Total Noise: 5 µVRMS With 47-µF Capacitor
    • 1/f Noise (0.1 Hz to 10 Hz): 3 µVPP/V
  • Integrated ADC Drive Buffer
    • Low Output Impedance: < 50 mΩ (0-200 kHz)
    • First Sample Precise to 18 Bits With ADS8881
    • Enables Burst-Mode DAQ Systems
  • Low Supply Current: 820 µA
  • Low Shutdown Current: 1 µA
  • High Initial Accuracy: ±0.05%
  • Very-Low Noise and Distortion
    • SNR: 100.5 dB, THD: –125 dB (ADS8881)
    • SNR: 106 dB, THD: –120 dB (ADS127L01)
  • Output Current Drive: ±4 mA
  • Programmable Short-Circuit Current
  • Verified to Drive REF Pin of ADS88xx family of SAR ADCs and ADS127xx family of Wideband ΔΣ ADCs

The voltage references in the REF6000 family have an integrated low output impedance buffer that enables the user to directly drive the reference (REF) pin of precision data converters, while preserving linearity, distortion, and noise performance. Most precision SAR and delta-sigma analog-to-digital converters (ADCs), switch binary-weighted capacitors onto the REF pin during the conversion process. In order to support this dynamic load, the output of the voltage reference must be buffered with a low-output impedance, high-bandwidth buffer. The REF6000 family devices are well suited, but not limited, to drive the REF pin of the ADS88xx family of SAR ADCs, and ADS127xx family of delta-sigma ADCs, as well as precision digital-to-analog converters (DACs).

The REF6000 family of is able to maintain an output voltage within 1LSB (18-bit) with minimal droop, even during the first conversion while driving the REF pin of the ADS8881. This feature is useful in burst-mode, event-triggered, equivalent-time sampling, and variable-sampling-rate data-acquisition systems. The REF62xx variants of REF6000 family specify a maximum temperature drift of just 3 ppm/°C and initial accuracy of 0.05% for both the voltage reference and the low output impedance buffer combined. For various temperature drift options in REF6000 family, see the Device Comparison Table.

The voltage references in the REF6000 family have an integrated low output impedance buffer that enables the user to directly drive the reference (REF) pin of precision data converters, while preserving linearity, distortion, and noise performance. Most precision SAR and delta-sigma analog-to-digital converters (ADCs), switch binary-weighted capacitors onto the REF pin during the conversion process. In order to support this dynamic load, the output of the voltage reference must be buffered with a low-output impedance, high-bandwidth buffer. The REF6000 family devices are well suited, but not limited, to drive the REF pin of the ADS88xx family of SAR ADCs, and ADS127xx family of delta-sigma ADCs, as well as precision digital-to-analog converters (DACs).

The REF6000 family of is able to maintain an output voltage within 1LSB (18-bit) with minimal droop, even during the first conversion while driving the REF pin of the ADS8881. This feature is useful in burst-mode, event-triggered, equivalent-time sampling, and variable-sampling-rate data-acquisition systems. The REF62xx variants of REF6000 family specify a maximum temperature drift of just 3 ppm/°C and initial accuracy of 0.05% for both the voltage reference and the low output impedance buffer combined. For various temperature drift options in REF6000 family, see the Device Comparison Table.

Download

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 7
Type Title Date
* Data sheet REF62xx High-Precision Voltage Reference With Integrated ADC Drive Buffer datasheet PDF | HTML 03 Jul 2017
Application note Voltage Reference Design Tips For ADC Pairing (Rev. A) PDF | HTML 02 Jun 2021
E-book Tips and tricks for designing with voltage references (Rev. A) 07 May 2021
Application note Long-Term Drift in Voltage References PDF | HTML 25 Mar 2021
E-book Voltage Supervisor and Reset ICs: Tips, Tricks and Basics 28 Jun 2019
White paper Voltage reference selection basics white paper (Rev. A) 23 Oct 2018
White paper Voltage-reference impact on total harmonic distortion 01 Aug 2016

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

REF6025EVM-PDK — REF6025 voltage reference evaluation module

The REF6025EVM-PDK is a platform for evaluating the performance of the REF6025 voltage reference. The evaluation kit brings out the burst mode performance of the device which is a key feature of the device.
User guide: PDF
Not available on TI.com
Simulation model

REF6225 TINA-TI Spice Model

SBOMA61.ZIP (14 KB) - TINA-TI Spice Model
Simulation model

REF6225 TINA-TI Reference Design

SBOMA72.TSC (7153 KB) - TINA-TI Reference Design
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Reference designs

TIDA-01434 — Isolated, Transformerless, Bipolar Supply for 24-Bit ADCs Reference Design

This isolated, 3.65-mm thin reference design enables highly-integrated, bipolar input and high-performance solutions with a 24-bit delta-sigma analog-to-digital converter (ADC). Modern analog input modules need high performance in different aspects such as higher channel density at the same room (...)
Schematic: PDF
Package Pins Download
VSSOP (DGK) 8 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos