Home Logic & voltage translation Buffers, drivers & transceiver Noninverting buffers & drivers
Home
Logic & voltage translation
Buffers, drivers & transceiver
Noninverting buffers & drivers

SN74AHCT125

ACTIVE

4-ch, 4.5-V to 5.5-V buffers with TTL-compatible CMOS inputs and 3-state outputs

Order now
Data sheet

SN74AHCT125

ACTIVE
Data sheet Order now

Product details

Technology family AHCT Number of channels 4 IOL (max) (mA) 8 Supply current (max) (µA) 20 IOH (max) (mA) -8 Input type TTL-Compatible CMOS Output type 3-State Features Balanced outputs, Over-voltage tolerant inputs, Very high speed (tpd 5-10ns) Rating Catalog Operating temperature range (°C) -40 to 125
Technology family AHCT Number of channels 4 IOL (max) (mA) 8 Supply current (max) (µA) 20 IOH (max) (mA) -8 Input type TTL-Compatible CMOS Output type 3-State Features Balanced outputs, Over-voltage tolerant inputs, Very high speed (tpd 5-10ns) Rating Catalog Operating temperature range (°C) -40 to 125
SOP (NS) 14 79.56 mm² (10.2 mm × 7.8 mm) TSSOP (PW) 14 32 mm² (5 mm × 6.4 mm) WQFN (BQA) 14 7.5 mm² (3 mm × 2.5 mm) TVSOP (DGV) 14 23.04 mm² (3.6 mm × 6.4 mm) PDIP (N) 14 181.42 mm² (19.3 mm × 9.4 mm) SOIC (D) 14 51.9 mm² (8.65 mm × 6 mm) SSOP (DB) 14 48.36 mm² (6.2 mm × 7.8 mm) VQFN (RGY) 14 12.25 mm² (3.5 mm × 3.5 mm)
  • Inputs are TTL-voltage compatible
  • Latch-up performance exceeds 250mA per JESD 17
  • Inputs are TTL-voltage compatible
  • Latch-up performance exceeds 250mA per JESD 17

The ’AHCT125 devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is high. When OE is low, the respective gate passes the data from the A input to its Y output.

For the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The ’AHCT125 devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is high. When OE is low, the respective gate passes the data from the A input to its Y output.

For the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
filter Find other Noninverting buffers & drivers
Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device.
CD74HCT125 ACTIVE 4-ch, 4.5-V to 5.5-V buffers with TTL-compatible CMOS inputs and 3-state outputs Voltage range 4.5V to 5.5V, average propagation delay 22ns, average drive strength 4mA
SN74ABT125 ACTIVE 4-ch, 4.5-V to 5.5-V buffers with TTL-compatible CMOS inputs and 3-state outputs Voltage range 4.5V to 5.5V, average propagation delay 4.6ns, average drive strength 64mA
NEW SN74ACT125 ACTIVE 4-ch buffers with TTL compatible inputs and 3-state outputs (differentiate from ACT126) Voltage range 4.5V to 5.5V, average propagation delay 8ns, average drive strength 24mA

Technical documentation

No results found. Please clear your search and try again.
View all 1
Top documentation Type Title Format options Date
* Data sheet SNx4AHCT125 Quadruple Bus Buffer Gates With 3-State Outputs datasheet (Rev. R) PDF | HTML Feb 14, 2024

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin D, DB, DGV, DW, DYY, NS and PW packages

The 14-24-LOGIC-EVM evaluation module (EVM) is designed to support any logic device that is in a 14-pin to 24-pin D, DW, DB, NS, PW, DYY or DGV package,

User guide: PDF | HTML
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Evaluation board

14-24-NL-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin non-leaded packages

14-24-NL-LOGIC-EVM is a flexible evaluation module (EVM) designed to support any logic or translation device that has a 14-pin to 24-pin BQA, BQB, RGY, RSV, RJW or RHL package.

User guide: PDF | HTML
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Simulation model

HSPICE MODEL OF SN74AHCT125

SCEJ219.ZIP (99 KB) - HSpice model
Supported products & hardware
Simulation model

SN74AHCT125 Behavioral SPICE Model

SCLM256.ZIP (7 KB) - PSpice model
Supported products & hardware
Simulation model

SN74AHCT125 IBIS Model

SCLM099.ZIP (18 KB) - IBIS model
Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
SOP (NS) 14 Ultra Librarian
TSSOP (PW) 14 Ultra Librarian
WQFN (BQA) 14 Ultra Librarian
TVSOP (DGV) 14 Ultra Librarian
PDIP (N) 14 Ultra Librarian
SOIC (D) 14 Ultra Librarian
SSOP (DB) 14 Ultra Librarian
VQFN (RGY) 14 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos