SN74AVCH4T245

ACTIVE

4-Bit Dual-Supply Bus Transceiver with Configurable Voltage Translation and 3-State Outputs

A newer version of this product is available

open-in-new Compare alternates
Drop-in replacement with upgraded functionality to the compared device.
SN74AXCH4T245 ACTIVE 4-bit dual-supply bus transceiver Pin-to-pin upgrade with a wider voltage range and improved performance

SN74AVCH4T245

ACTIVE

Product details

Bits (#) 4 Data rate (max) (Mbps) 380 Topology Push-Pull Direction control (typ) Direction-controlled Vin (min) (V) 1.2 Vin (max) (V) 3.6 Vout (min) (V) 1.2 Vout (max) (V) 3.6 Applications GPIO, I2S, JTAG, PCM, SPI, UART Features Bus-hold, Partial power down (Ioff) Prop delay (ns) 2 Technology family AVC Supply current (max) (mA) 0.016 Rating Catalog Operating temperature range (°C) -40 to 85
Bits (#) 4 Data rate (max) (Mbps) 380 Topology Push-Pull Direction control (typ) Direction-controlled Vin (min) (V) 1.2 Vin (max) (V) 3.6 Vout (min) (V) 1.2 Vout (max) (V) 3.6 Applications GPIO, I2S, JTAG, PCM, SPI, UART Features Bus-hold, Partial power down (Ioff) Prop delay (ns) 2 Technology family AVC Supply current (max) (mA) 0.016 Rating Catalog Operating temperature range (°C) -40 to 85
UQFN (RSV) 16 4.68 mm² (2.6 mm × 1.8 mm) SOIC (D) 16 59.4 mm² (9.9 mm × 6 mm) TSSOP (PW) 16 32 mm² (5 mm × 6.4 mm) TVSOP (DGV) 16 23.04 mm² (3.6 mm × 6.4 mm) VQFN (RGY) 16 14 mm² (4 mm × 3.5 mm)
  • Control inputs VIH/VIL levels are referenced to VCCA voltage
  • Fully configurable dual-rail design allows each port to operate over the full 1.2V to 3.6V power-supply range
  • I/Os Are 4.6V Tolerant
  • Ioff supports partial power-down-mode operation
  • Bus hold on data inputs eliminates the need for external pull-up/pull-down resistors
  • Supports data rate up to:
    • 380Mbps (1.8V to 3.3V Translation)
    • 200Mbps (<1.8V to 3.3V Translation)
    • 200Mbps (Translate to 2.5V or 1.8V)
    • 150Mbps (Translate to 1.5V)
    • 100Mbps (Translate to 1.2V)
  • Latch-up performance exceeds 100mA per JESD 78, class II
  • ESD protection exceeds JESD 22:
    • 8000V Human Body Model (A114-A)
    • 200V Machine Model (A115-A)
    • 1000V Charged-Device Model (C101)
  • Control inputs VIH/VIL levels are referenced to VCCA voltage
  • Fully configurable dual-rail design allows each port to operate over the full 1.2V to 3.6V power-supply range
  • I/Os Are 4.6V Tolerant
  • Ioff supports partial power-down-mode operation
  • Bus hold on data inputs eliminates the need for external pull-up/pull-down resistors
  • Supports data rate up to:
    • 380Mbps (1.8V to 3.3V Translation)
    • 200Mbps (<1.8V to 3.3V Translation)
    • 200Mbps (Translate to 2.5V or 1.8V)
    • 150Mbps (Translate to 1.5V)
    • 100Mbps (Translate to 1.2V)
  • Latch-up performance exceeds 100mA per JESD 78, class II
  • ESD protection exceeds JESD 22:
    • 8000V Human Body Model (A114-A)
    • 200V Machine Model (A115-A)
    • 1000V Charged-Device Model (C101)

This 4-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.2V to 3.6V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.2V to 3.6V. The SN74AVCH4T245 is optimized to operate with VCCA/VCCB set at 1.2V to 3.6V. It is operational with VCCA/VCCB as low as 1.2V. This allows for universal low voltage bidirectional translation between any of the 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.

The SN74AVCH4T245 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable (OE) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess ICC and ICCZ.

The SN74AVCH4T245 device control pins (1DIR, 2DIR, 1OE, and 2OE) are supplied by VCCA.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The VCC isolation feature is designed so that if either VCC input is at GND, then both ports are in the high-impedance state. The bus-hold circuitry on the powered-up side always stays active.

Active bus-hold circuitry holds unused or undriven data inputs at a valid logic state. Use of pull-up or pull-down resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry on the powered-up side always stays active.

To put the device in the high-impedance state during power up or power down, tie the OE pin to VCC through a pull-up resistor; the current-sinking capability of the driver determines the minimum value of the resistor.

This 4-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track VCCA. VCCA accepts any supply voltage from 1.2V to 3.6V. The B port is designed to track VCCB. VCCB accepts any supply voltage from 1.2V to 3.6V. The SN74AVCH4T245 is optimized to operate with VCCA/VCCB set at 1.2V to 3.6V. It is operational with VCCA/VCCB as low as 1.2V. This allows for universal low voltage bidirectional translation between any of the 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V voltage nodes.

The SN74AVCH4T245 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input and the output-enable (OE) input activate either the B-port outputs or the A-port outputs or place both output ports into the high-impedance mode. The device transmits data from the A bus to the B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW level applied to prevent excess ICC and ICCZ.

The SN74AVCH4T245 device control pins (1DIR, 2DIR, 1OE, and 2OE) are supplied by VCCA.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The VCC isolation feature is designed so that if either VCC input is at GND, then both ports are in the high-impedance state. The bus-hold circuitry on the powered-up side always stays active.

Active bus-hold circuitry holds unused or undriven data inputs at a valid logic state. Use of pull-up or pull-down resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry on the powered-up side always stays active.

To put the device in the high-impedance state during power up or power down, tie the OE pin to VCC through a pull-up resistor; the current-sinking capability of the driver determines the minimum value of the resistor.

Download View video with transcript Video

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

14-24-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin D, DB, DGV, DW, DYY, NS and PW packages

The 14-24-LOGIC-EVM evaluation module (EVM) is designed to support any logic device that is in a 14-pin to 24-pin D, DW, DB, NS, PW, DYY or DGV package,

User guide: PDF | HTML
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Evaluation board

14-24-NL-LOGIC-EVM — Logic product generic evaluation module for 14-pin to 24-pin non-leaded packages

14-24-NL-LOGIC-EVM is a flexible evaluation module (EVM) designed to support any logic or translation device that has a 14-pin to 24-pin BQA, BQB, RGY, RSV, RJW or RHL package.

User guide: PDF | HTML
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Evaluation board

AVCLVCDIRCNTRL-EVM — Generic EVM for Direction-Controlled Bidirectional Translation Device Supporting AVC and LVC

The generic EVM is designed to support one, two, four and eight channel LVC and AVC direction-controlled translation devices. It also supports the bus hold and automotive -Q1 devices in the same number of channels. The AVC are low voltage translation devices with lower drive strength of 12mA. LVC (...)

User guide: PDF
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Simulation model

HSPICE MODEL OF SN74AVCH4T245

SCEJ220A (99 KB) - HSpice model
Supported products & hardware
Simulation model

SN74AVCH4T245 IBIS Model

SCEM502.ZIP (65 KB) - IBIS model
Supported products & hardware
Reference design

TIDA-060039 — Inductive touch and magnetic dial contactless user-interface reference design

This reference design uses inductive and Hall-effect sensing technologies to provide a human-machine interface. The inductive sensing devices create eight different touch buttons on a seamless surface while the Hall-effect sensor is used to create a magnetic dial that can rotate and be used as an (...)

Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
UQFN (RSV) 16 Ultra Librarian
SOIC (D) 16 Ultra Librarian
TSSOP (PW) 16 Ultra Librarian
TVSOP (DGV) 16 Ultra Librarian
VQFN (RGY) 16 Ultra Librarian

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos