SN74CBTLV3126

Name: SN74CBTLV3126
Brand: TI
SKU: SN74CBTLV3126
Price: 0.37 USD

ACTIVE

3.3-V, 1:1 (SPST), 4-channel FET bus switch

Order now

Data sheet

document-pdfAcrobat SN74CBTLV3126 Low-Voltage Quadruple FET Bus Switch datasheet (Rev. L) PDF | HTML

SN74CBTLV3126

ACTIVE

Data sheet

Order now

Product details

Configuration

1:1 SPST

Number of channels

4

Power supply voltage - single (V)

2.5, 3.3

Protocols

Analog, I2C, I2S, JTAG, RGMII, SPI, TDM, UART

Ron (typ) (Ω)

5

CON (typ) (pF)

2.5

ON-state leakage current (max) (µA)

1

Bandwidth (MHz)

200

Operating temperature range (°C)

-40 to 85

Features

Powered-off protection

Input/output continuous current (max) (mA)

128

Rating

Catalog

Drain supply voltage (max) (V)

3.6

Supply voltage (max) (V)

3.6

Configuration

1:1 SPST

Number of channels

4

Power supply voltage - single (V)

2.5, 3.3

Protocols

Analog, I2C, I2S, JTAG, RGMII, SPI, TDM, UART

Ron (typ) (Ω)

5

CON (typ) (pF)

2.5

ON-state leakage current (max) (µA)

1

Bandwidth (MHz)

200

Operating temperature range (°C)

-40 to 85

Features

Powered-off protection

Input/output continuous current (max) (mA)

128

Rating

Catalog

Drain supply voltage (max) (V)

3.6

Supply voltage (max) (V)

3.6

SOIC (D)

14

51.9 mm² 8.65 x 6

SSOP (DBQ)

16

29.4 mm² 4.9 x 6

TSSOP (PW)

14

32 mm² 5 x 6.4

TVSOP (DGV)

14

23.04 mm² 3.6 x 6.4

VQFN (RGY)

14

12.25 mm² 3.5 x 3.5

Standard 126-type pinout
5-Ω switch connection between two ports
Rail-to-rail switching on data I/O ports
I_off supports partial-power-down mode operation
Latch-up performance exceeds 100 mA per JESD 78, Class II

Standard 126-type pinout
5-Ω switch connection between two ports
Rail-to-rail switching on data I/O ports
I_off supports partial-power-down mode operation
Latch-up performance exceeds 100 mA per JESD 78, Class II

The SN74CBTLV3126 quadruple FET bus switch features independent line switches. Each switch is disabled when the associated output-enable (OE) input is low.

This device is fully specified for partial-power-down applications using I_off. The I_off feature ensures that damaging current will not backflow through the device when it is powered down. The SN74CBTLV3126 device has isolation during power off.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pull down resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74CBTLV3126 quadruple FET bus switch features independent line switches. Each switch is disabled when the associated output-enable (OE) input is low.

This device is fully specified for partial-power-down applications using I_off. The I_off feature ensures that damaging current will not backflow through the device when it is powered down. The SN74CBTLV3126 device has isolation during power off.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pull down resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

open-in-new

Find other Analog switches & muxes

Download View video with transcript Video

Similar products you might be interested in

open-in-new

Compare alternates

Drop-in replacement with upgraded functionality to the compared device

TMUX1511

ACTIVE

5-V, 1:1 (SPST), 4-channel analog switch with powered-off protection & 1.8-V input logic Upgraded 3-GHz bandwidth, 2-Ω RON, and 1.8-V logic support

Technical documentation

star

=Top documentation for this product selected by TI

No results found. Please clear your search and try again.

View all 18

	Type	Title		Date
*	Data sheet	SN74CBTLV3126 Low-Voltage Quadruple FET Bus Switch datasheet (Rev. L)	PDF \| HTML	24 Aug 2022
	Application note	Selecting the Correct Texas Instruments Signal Switch (Rev. E)	PDF \| HTML	02 Jun 2022
	Application note	Multiplexers and Signal Switches Glossary (Rev. B)	PDF \| HTML	01 Dec 2021
	Application note	Eliminate Power Sequencing with Powered-off Protection Signal Switches (Rev. C)	PDF \| HTML	06 Jan 2021
	Selection guide	Little Logic Guide 2018 (Rev. G)		06 Jul 2018
	Selection guide	Logic Guide (Rev. AB)		12 Jun 2017
	Application note	How to Select Little Logic (Rev. A)		26 Jul 2016
	Application note	Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)		02 Dec 2015
	User guide	LOGIC Pocket Data Book (Rev. B)		16 Jan 2007
	More literature	Digital Bus Switch Selection Guide (Rev. A)		10 Nov 2004
	More literature	Design Summary for WCSP Little Logic (Rev. B)		04 Nov 2004
	Application note	Semiconductor Packing Material Electrostatic Discharge (ESD) Protection		08 Jul 2004
	User guide	Signal Switch Data Book (Rev. A)		14 Nov 2003
	Application note	Bus FET Switch Solutions for Live Insertion Applications		07 Feb 2003
	Application note	Texas Instruments Little Logic Application Report		01 Nov 2002
	Application note	TI IBIS File Creation, Validation, and Distribution Processes		29 Aug 2002
	More literature	Standard Linear & Logic for PCs, Servers & Motherboards		13 Jun 2002
	User guide	CBT (5-V) And CBTLV (3.3-V) Bus Switches Data Book (Rev. B)		01 Dec 1998

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Interface adapter

LEADED-ADAPTER1 — Surface mount to DIP header adapter for quick testing of TI's 5, 8, 10, 16 & 24-pin leaded packages

The EVM-LEADED1 board allows for quick testing and bread boarding of TI's common leaded packages. The board has footprints to convert TI's D, DBQ, DCT,DCU, DDF, DGS, DGV, and PW surface mount packages to 100mil DIP headers.

User guide: PDF