Home Switches & multiplexers Analog switches & muxes Protocol & bus switches & muxes
Home
Switches & multiplexers
Analog switches & muxes
Protocol & bus switches & muxes

SN74CBTLV3126

ACTIVE

3.3-V, 1:1 (SPST), 4-channel FET bus switch

Order now
Data sheet

SN74CBTLV3126

ACTIVE
Data sheet Order now

Product details

Protocols Analog, I2C, I2S, JTAG, RGMII, SPI, TDM, UART Configuration 1:1 SPST Number of channels 4 Bandwidth (MHz) 200 Ron (typ) (mΩ) 5000 Input/output voltage (min) (V) 0 Input/output voltage (max) (V) 3.6 Operating temperature range (°C) -40 to 85 Input/output continuous current (max) (mA) 128 COFF (typ) (pF) 7 CON (typ) (pF) 2.5 OFF-state leakage current (max) (µA) 1 Ron (max) (mΩ) 40000 VIH (min) (V) 2 VIL (max) (V) 0.8 Rating Catalog
Protocols Analog, I2C, I2S, JTAG, RGMII, SPI, TDM, UART Configuration 1:1 SPST Number of channels 4 Bandwidth (MHz) 200 Ron (typ) (mΩ) 5000 Input/output voltage (min) (V) 0 Input/output voltage (max) (V) 3.6 Operating temperature range (°C) -40 to 85 Input/output continuous current (max) (mA) 128 COFF (typ) (pF) 7 CON (typ) (pF) 2.5 OFF-state leakage current (max) (µA) 1 Ron (max) (mΩ) 40000 VIH (min) (V) 2 VIL (max) (V) 0.8 Rating Catalog
TSSOP (PW) 14 32 mm² (5 mm × 6.4 mm) SSOP (DBQ) 16 29.4 mm² (4.9 mm × 6 mm) VQFN (RGY) 14 12.25 mm² (3.5 mm × 3.5 mm) SOIC (D) 14 51.9 mm² (8.65 mm × 6 mm) WQFN (BQA) 14 7.5 mm² (3 mm × 2.5 mm) TVSOP (DGV) 14 23.04 mm² (3.6 mm × 6.4 mm)
  • Standard 126-type pinout
  • 5Ω switch connection between two ports
  • Rail-to-rail switching on data I/O ports
  • Ioff supports partial-power-down mode operation
  • Latch-up performance exceeds 100mA per JESD 78, Class II
  • Standard 126-type pinout
  • 5Ω switch connection between two ports
  • Rail-to-rail switching on data I/O ports
  • Ioff supports partial-power-down mode operation
  • Latch-up performance exceeds 100mA per JESD 78, Class II

The SN74CBTLV3126 quadruple FET bus switch features independent line switches. Each switch is disabled when the associated output-enable (OE) input is low.

This device is fully specified for partial-power-down applications using Ioff. The Ioff feature verifies that damaging current does not backflow through the device when powered down. The SN74CBTLV3126 device has isolation during power off.

To verify the high-impedance state during power up or power down, tie OE to GND through a pull down resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74CBTLV3126 quadruple FET bus switch features independent line switches. Each switch is disabled when the associated output-enable (OE) input is low.

This device is fully specified for partial-power-down applications using Ioff. The Ioff feature verifies that damaging current does not backflow through the device when powered down. The SN74CBTLV3126 device has isolation during power off.

To verify the high-impedance state during power up or power down, tie OE to GND through a pull down resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
filter Find other Protocol & bus switches & muxes
Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Drop-in replacement with upgraded functionality to the compared device.
TMUX1511 ACTIVE 5-V, 1:1 (SPST), 4-channel analog switch with powered-off protection & 1.8-V input logic Upgraded 3-GHz bandwidth, 2-Ω RON, and 1.8-V logic support

Technical documentation

No results found. Please clear your search and try again.
View all 4
Top documentation Type Title Format options Date
* Data sheet SN74CBTLV3126 Low-Voltage Quadruple FET Bus Switch datasheet (Rev. N) PDF | HTML Jul 17, 2026
Application note Selecting the Correct Texas Instruments Signal Switch (Rev. E) PDF | HTML Jun 2, 2022
Application note Multiplexers and Signal Switches Glossary (Rev. B) PDF | HTML Dec 1, 2021
Application brief Eliminate Power Sequencing with Powered-off Protection Signal Switches (Rev. C) PDF | HTML Jan 6, 2021

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Interface adapter

LEADED-ADAPTER1 — Surface mount to DIP header adapter for quick testing of TI's 5, 8, 10, 16 & 24-pin leaded packages

The EVM-LEADED1 board allows for quick testing and bread boarding of TI's common leaded packages.  The board has footprints to convert TI's D, DBQ, DCT,DCU, DDF, DGS, DGV, and PW surface mount packages to 100mil DIP headers.     

User guide: PDF
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Simulation model

HSPICE Model for SN74CBTLV3126

SCDJ029.ZIP (96 KB) - HSpice model
Supported products & hardware
Simulation model

SN74CBTLV3126 IBIS Model

SCDM079.ZIP (25 KB) - IBIS model
Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
TSSOP (PW) 14 Ultra Librarian
SSOP (DBQ) 16 Ultra Librarian
VQFN (RGY) 14 Ultra Librarian
SOIC (D) 14 Ultra Librarian
WQFN (BQA) 14 Ultra Librarian
TVSOP (DGV) 14 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos