SN74CBTLV3251

ACTIVE

3.3-V, 8:1, 1-channel analog multiplexer

Top
3.3-V, 8:1, 1-channel analog multiplexer

SN74CBTLV3251

ACTIVE

Product details

Parameters

Configuration 8:1 Number of channels (#) 1 Ron (Typ) (Ohms) 5 ON-state leakage current (Max) (µA) 1 Bandwidth (MHz) 200 Operating temperature range (C) -40 to 85 Features Powered-off protection Input/output continuous current (Max) (mA) 128 Rating Catalog open-in-new Find other Analog switches/muxes

Package | Pins | Size

SOIC (D) 16 59 mm² 9.9 x 6 SSOP (DBQ) 16 29 mm² 4.9 x 6 TSSOP (PW) 16 22 mm² 4.4 x 5 TVSOP (DGV) 16 23 mm² 3.6 x 6.4 VQFN (RGY) 16 14 mm² 4 x 3.5 open-in-new Find other Analog switches/muxes

Features

  • 5- Switch Connection Between Two Ports
  • Rail-to-Rail Switching on Data I/O Ports
  • Ioff Supports Partial-Power-Down Mode Operation
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
open-in-new Find other Analog switches/muxes

Description

The SN74CBTLV3251 device is a 1-of-8 high-speed FET multiplexer/demultiplexer. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The select inputs (S0, S1, S2) control the data flow. The FET multiplexers/demultiplexers are disabled when the output-enable (OE\) input is high.

This device is fully specified for partial-power-down applications using Ioff. The Ioff feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

open-in-new Find other Analog switches/muxes
Download

Technical documentation

= Featured
No results found. Please clear your search and try again. View all 21
Type Title Date
* Datasheet SN74CBTLV3251 datasheet (Rev. I) Oct. 13, 2003
Application notes Selecting the Right Texas Instruments Signal Switch (Rev. B) Apr. 02, 2020
Application notes Multiplexers and Signal Switches Glossary Mar. 06, 2020
Technical articles Roll with the design punches and overcome power-sequencing challenges Jul. 29, 2019
Application notes Eliminate power Sequencing with powered-off protection signal switches (Rev. B) Jan. 15, 2019
Technical articles Is charge injection causing output voltage errors in your industrial control system? Oct. 18, 2018
Selection guides Little Logic Guide 2018 (Rev. G) Jul. 06, 2018
Selection guides Logic Guide (Rev. AB) Jun. 12, 2017
Application notes How to Select Little Logic (Rev. A) Jul. 26, 2016
Application notes Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) Dec. 02, 2015
User guides LOGIC Pocket Data Book (Rev. B) Jan. 16, 2007
More literature Digital Bus Switch Selection Guide (Rev. A) Nov. 10, 2004
More literature Design Summary for WCSP Little Logic (Rev. B) Nov. 04, 2004
Application notes Semiconductor Packing Material Electrostatic Discharge (ESD) Protection Jul. 08, 2004
User guides Signal Switch Data Book (Rev. A) Nov. 14, 2003
More literature Logic Cross-Reference (Rev. A) Oct. 07, 2003
Application notes Bus FET Switch Solutions for Live Insertion Applications Feb. 07, 2003
Application notes Texas Instruments Little Logic Application Report Nov. 01, 2002
Application notes TI IBIS File Creation, Validation, and Distribution Processes Aug. 29, 2002
More literature Standard Linear & Logic for PCs, Servers & Motherboards Jun. 13, 2002
User guides CBT (5-V) And CBTLV (3.3-V) Bus Switches Data Book (Rev. B) Dec. 01, 1998

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

INTERFACE ADAPTERS Download
document-generic User guide
$10.00
Description

The EVM-LEADED1 board allows for quick testing and bread boarding of TI's common leaded packages.  The board has footprints to convert TI's D, DBQ, DCT,DCU, DDF, DGS, DGV, and PW surface mount packages to 100mil DIP headers.     

Features
  • Quick testing of TI's leaded surface mount packages 
  • Allows leaded suface mount packages to be plugged into 100mil spaced bread board 
  • Supports TI's 8 most popular leaded packages with a single panel


INTERFACE ADAPTERS Download
document-generic User guide
$10.00
Description
The EVM-LEADLESS1 board allows for quick testing and bread boarding of TI's common leadless packages.  The board has footprints to convert TI's DRC, DTP, DQE, RBW, RGY, RSE, RSV, RSW RTE, RTJ, RUK , RUC, RUG, RUM,RUT and YZP surface mount packages to 100mil DIP headers.
Features
  • Quick testing of TI's surface mount packages 
  • Allows suface mount packages to be plugged into 100mil spaced bread board 
  • Supports TI's 16 most popular leadless packages with a single panel

Design tools & simulation

SIMULATION MODELS Download
SCDM071.ZIP (25 KB) - IBIS Model

CAD/CAE symbols

Package Pins Download
SOIC (D) 16 View options
SSOP (DBQ) 16 View options
TSSOP (PW) 16 View options
TVSOP (DGV) 16 View options
VQFN (RGY) 16 View options

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos

Related videos