Product details


Technology Family GTL VCC (Min) (V) 1 VCC (Max) (V) 5.5 Channels (#) NA IOL (Max) (mA) 64 IOH (Max) (mA) -64 ICC (uA) NA Input type GTL/GTL+/LVTTL/TTL/CMOS Output type GTL/GTL+/LVTTL/TTL/CMOS Features Very high speed (tpd 5-10ns), Over-voltage tolerant inputs Rating Catalog Operating temperature range (C) -40 to 85 open-in-new Find other Universal bus transceiver (UBT)

Package | Pins | Size

TSSOP (PW) 20 42 mm² 6.5 x 6.4 VQFN (RKS) 20 11 mm² 4.5 x 2.5 open-in-new Find other Universal bus transceiver (UBT)


  • Provides Bidirectional Voltage Translation With No Direction Control Required
  • Allows Voltage Level Translation From 0.95 V Up to 5 V
  • Provides Direct Interface With GTL, GTL+, LVTTL/TTL, and 5-V CMOS Levels
  • Supports 50 MHz Up/Down Translation at <=20pF Cap Load
  • Low ON-State Resistance Between Input and Output Pins (Sn/Dn)
  • Supports Hot Insertion
  • No Power Supply Required – Will Not Latch Up
  • 5-V-Tolerant Inputs
  • Low Standby Current
  • Flow-Through Pinout for Ease of Printed Circuit Board Trace Routing
    • Bidirectional or Unidirectional Applications Requiring Voltage-Level Translation From Any Voltage (0.95 V to 5 V) to Any Voltage (0.95 V to 5 V)
    • Low Voltage Processor I2C Port Translation to 3.3-V or 5-V I2C Bus Signal Levels
    • GTL/GTL+ Translation to LVTTL/TTL Signal Levels
    • HPC Server
    • Dialysis Machines
    • Service Router
    • Servers

All other trademarks are the property of their respective owners

open-in-new Find other Universal bus transceiver (UBT)


The SN74GTL2003 device provides eight NMOS pass transistors (Sn and Dn) with a common gate (GREF) and a reference transistor (SREF and DREF). The low ON-state resistance of the switch allows connections to be made with minimal propagation delay. With no direction control pin required, the device allows bidirectional voltage translations any voltage (0.95 V to 5 V) to any voltage (0.95 V to 5 V).

All transistors in the SN74GTL2003 have the same electrical characteristics, and there is minimal deviation from one output to another in voltage or propagation delay. This offers superior matching over discrete transistor voltage-translation solutions where the fabrication of the transistors is not symmetrical. With all transistors being identical, the reference transistor (SREF/DREF) can be located on any of the other eight matched Sn/Dn transistors, allowing for easier board layout. The translator transistors with integrated ESD circuitry provides excellent ESD protection.

open-in-new Find other Universal bus transceiver (UBT)

Technical documentation

= Featured
No results found. Please clear your search and try again. View all 14
Type Title Date
* Datasheet SN74GTL2003 8-Bit Bidirectional Low-Voltage Translator datasheet (Rev. C) Aug. 30, 2016
Selection guides Voltage translation buying guide Jun. 13, 2019
Selection guides Logic Guide (Rev. AB) Jun. 12, 2017
Application notes Implications of Slow or Floating CMOS Inputs (Rev. D) Jun. 23, 2016
Application notes Understanding and Interpreting Standard-Logic Data Sheets (Rev. C) Dec. 02, 2015
User guides LOGIC Pocket Data Book (Rev. B) Jan. 16, 2007
Application notes Semiconductor Packing Material Electrostatic Discharge (ESD) Protection Jul. 08, 2004
More literature Logic Cross-Reference (Rev. A) Oct. 07, 2003
Application notes TI IBIS File Creation, Validation, and Distribution Processes Aug. 29, 2002
Application notes Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices May 10, 2002
User guides GTLP/GTL Logic High-Performance Backplane Drivers Data Book (Rev. A) Sep. 15, 2001
Selection guides Advanced Bus Interface Logic Selection Guide Jan. 09, 2001
Application notes GTL/BTL: A Low-Swing Solution for High-Speed Digital Logic (Rev. A) Mar. 01, 1997
Application notes Understanding Advanced Bus-Interface Products Design Guide May 01, 1996

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

document-generic User guide
This EVM is designed to support any logic device that has a D, DW, DB, NS, PW, P, N, or DGV package in a 14 to 24 pin count.
  • Board design allows for versatility in evaluation
  • Supports a wide-range of logic devices

CAD/CAE symbols

Package Pins Download
TSSOP (PW) 20 View options
VQFN (RKS) 20 View options

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​


Related videos