Single Power Supply, Single BUFFER GATE w/ 3-State Output (active high enable)
Product details
Parameters
Package | Pins | Size
Features
- Single-Supply Voltage Translator at 5.0/3.3/2.5/1.8V VCC
- Operating Range of 1.8V to 5.5V
- Up Translation
- 1.2V(1) to 1.8V at 1.8V VCC
- 1.5V(1) to 2.5V at 2.5V VCC
- 1.8V(1) to 3.3V at 3.3V VCC
- 3.3V to 5.0V at 5.0V VCC
- Down Translation
- 3.3V to 1.8V at 1.8V VCC
- 3.3V to 2.5V at 2.5V VCC
- 5.0V to 3.3V at 3.3V VCC
- Logic Output is Referenced to VCC
- Output Drive
- 8.0mA Output Drive at 5.0V
- 7.0mA Output Drive at 3.3V
- 3.0mA Output Drive at 1.8V
- Characterized up to 50MHz at 3.3V Vcc
- 5.0V Tolerance on Input Pins
- –40°C to 125°C Operating Temperature Range
- Latch-Up Performance Exceeds 250mA
Per JESD 17 - ESD Performance Tested Per JESD 22
- 2000-V Human-Body Model
(A114-B, Class II) - 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
- 2000-V Human-Body Model
- Supports Standard Logic Pinouts
- CMOS Output B Compatible with AUP1G and LVC1G Families (1)
(1)Refer to the VIH/VIL and output drive for lower VCC condition
All trademarks are the property of their respective owners.
Description
SN74LV1T126 is a low voltage CMOS gate logic that operates at a wider voltage range for industrial, portable, telecom, and automotive applications. The output level is referenced to the supply voltage and is able to support 1.8V/2.5V/3.3V/5V CMOS levels.
The input is designed with a lower threshold circuit to match 1.8V input logic at VCC = 3.3V and can be used in 1.8V to 3.3V level up translation. In addition, the 5V tolerant input pins enable down translation (e.g. 3.3V to 2.5V output at VCC = 2.5V). The wide VCC range of 1.8V to 5.5V allows generation of desired output levels to connect to controllers or processors.
The SN74LV1T126 is designed with current-drive capability of 8 mA to reduce line reflections, overshoot, and undershoot caused by high-drive outputs.
Technical documentation
Type | Title | Date | |
---|---|---|---|
* | Datasheet | Single Power Supply Single Buffer GATE w/ 3-State Output CMOS Logic Level Shifte datasheet (Rev. A) | Feb. 21, 2014 |
Selection guide | Voltage translation buying guide | Jun. 13, 2019 | |
Application note | Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. B) | Apr. 30, 2015 | |
Application note | Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. A) | Jul. 08, 2004 | |
Application note | Selecting the Right Level Translation Solution (Rev. A) | Jun. 22, 2004 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.Hardware development
Description
Features
- Board design allows for versatility in evaluation
- Supports a wide-range of logic devices
Design tools & simulation
Reference designs
Design files
-
download TIDA-01572 BOM.pdf (74KB) -
download TIDA-01572 Assembly Drawing.pdf (469KB) -
download TIDA-01572 PCB.pdf (2766KB) -
download TIDA-01572 CAD Files.zip (2934KB) -
download TIDA-01572 Gerber.zip (1650KB)
CAD/CAE symbols
Package | Pins | Download |
---|---|---|
SC70 (DCK) | 5 | View options |
SOT-23 (DBV) | 5 | View options |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.