SN74LVC1G07-Q1

SOT-23 (DBV)

5

5 mm² 2.9 x 1.6

SOT-SC70 (DCK)

5

4 mm² 2 x 2.1

USON (DRY)

6

1 mm² 1.5 x 1

Qualified for automotive applications
AEC-Q100 Qualified with the following results:
- Device temperature grade 1: –40°C to +125°C ambient operating temperature
- 2000-V Device human-body model (HBM) ESD classification level 2
- 1000-V Device charged-device model (CDM) ESD classification level C5
Supports 5-V V_CC operation
Input and open-drain output accept
Voltages up to 5.5 V
Max t_pd of 5.7 ns at 3.3 V
Low power consumption, 10-µA max I_CC
±24-mA Output drive at 3.3 V
I_off Supports partial-power-down mode
Operation

Qualified for automotive applications
AEC-Q100 Qualified with the following results:
- Device temperature grade 1: –40°C to +125°C ambient operating temperature
- 2000-V Device human-body model (HBM) ESD classification level 2
- 1000-V Device charged-device model (CDM) ESD classification level C5
Supports 5-V V_CC operation
Input and open-drain output accept
Voltages up to 5.5 V
Max t_pd of 5.7 ns at 3.3 V
Low power consumption, 10-µA max I_CC
±24-mA Output drive at 3.3 V
I_off Supports partial-power-down mode
Operation

The SN74LVC1G07-Q1 is a single channel open-drain buffer/driver qualified for automotive applications. This is designed for 1.65-V to 5.5-V V_CC operation.

The output of the SN74LVC1G07-Q1 device is open drain and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions. The maximum sink current is 32 mA.

This device is fully specified for partial-power-down applications using I_off.The I_off circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74LVC1G07-Q1 is a single channel open-drain buffer/driver qualified for automotive applications. This is designed for 1.65-V to 5.5-V V_CC operation.

The output of the SN74LVC1G07-Q1 device is open drain and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions. The maximum sink current is 32 mA.

This device is fully specified for partial-power-down applications using I_off.The I_off circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Download

Technical documentation

star

= Top documentation for this product selected by TI

No results found. Please clear your search and try again.

View all 30

	Type	Title	Date
*	Data sheet	SN74LVC1G07-Q1 Single Buffer/Driver With Open-Drain Output datasheet (Rev. B)	05 Apr 2019
	Application note	Implications of Slow or Floating CMOS Inputs (Rev. E)	26 Jul 2021
	Application note	Driving Indicator LEDs	15 Oct 2020
	Selection guide	Little Logic Guide 2018 (Rev. G)	06 Jul 2018
	Selection guide	Logic Guide (Rev. AB)	12 Jun 2017
	Application note	How to Select Little Logic (Rev. A)	26 Jul 2016
	Application note	Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)	02 Dec 2015
	More literature	Automotive Logic Devices Brochure	27 Aug 2014
	User guide	LOGIC Pocket Data Book (Rev. B)	16 Jan 2007
	More literature	Design Summary for WCSP Little Logic (Rev. B)	04 Nov 2004
	Application note	Semiconductor Packing Material Electrostatic Discharge (ESD) Protection	08 Jul 2004
	Application note	Selecting the Right Level Translation Solution (Rev. A)	22 Jun 2004
	User guide	Signal Switch Data Book (Rev. A)	14 Nov 2003
	Application note	Use of the CMOS Unbuffered Inverter in Oscillator Circuits	06 Nov 2003
	More literature	Logic Cross-Reference (Rev. A)	07 Oct 2003
	User guide	LVC and LV Low-Voltage CMOS Logic Data Book (Rev. B)	18 Dec 2002
	Application note	Texas Instruments Little Logic Application Report	01 Nov 2002
	Application note	TI IBIS File Creation, Validation, and Distribution Processes	29 Aug 2002
	More literature	Standard Linear & Logic for PCs, Servers & Motherboards	13 Jun 2002
	Application note	16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)	22 May 2002
	Application note	Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices	10 May 2002
	More literature	STANDARD LINEAR AND LOGIC FOR DVD/VCD PLAYERS	27 Mar 2002
	Application note	Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices	01 Dec 1997
	Application note	Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)	01 Aug 1997
	Application note	CMOS Power Consumption and CPD Calculation (Rev. B)	01 Jun 1997
	Application note	LVC Characterization Information	01 Dec 1996
	Application note	Input and Output Characteristics of Digital Integrated Circuits	01 Oct 1996
	Application note	Live Insertion	01 Oct 1996
	Design guide	Low-Voltage Logic (LVC) Designer's Guide	01 Sep 1996
	Application note	Understanding Advanced Bus-Interface Products Design Guide	01 May 1996

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

5-8-LOGIC-EVM — Generic logic EVM supporting 5 through 8 pin DCK, DCT, DCU, DRL, and DBV packages

Flexible EVM designed to support any device that has a DCK, DCT, DCU, DRL, or DBV package in a 5 to 8 pin count.

document-pdfAcrobat

User guide

In stock

Limit: 5

Simulation model

HSpice Model of SN74LVC1G07

SCAJ005.ZIP (38 KB) - HSpice Model

Simulation model

SN74LVC1G07 IBIS Model (Rev. E)

SCAM005E.ZIP (33 KB) - IBIS Model

Simulation model

SN74LVC1G07 Behavioral SPICE Model

SCAM106.ZIP (7 KB) - PSpice Model

Simulation model

SN74LVC1G07 PSpice Model

SCEM571.ZIP (19 KB) - PSpice Model