Product details

Technology family LXC Applications GPIO Bits (#) 1 Configuration 1 Ch A to B 0 Ch B to A High input voltage (min) (V) 0.44 High input voltage (max) (V) 5.5 Vout (min) (V) 0 Vout (max) (V) 5.5 Data rate (max) (MBits) 420 IOH (max) (mA) 32 IOL (max) (mA) 32 Supply current (max) (µA) 5.5 Features 4.2 Input type CMOS, Schmitt-Trigger Output type Push-Pull Rating Catalog Operating temperature range (°C) -40 to 125
Technology family LXC Applications GPIO Bits (#) 1 Configuration 1 Ch A to B 0 Ch B to A High input voltage (min) (V) 0.44 High input voltage (max) (V) 5.5 Vout (min) (V) 0 Vout (max) (V) 5.5 Data rate (max) (MBits) 420 IOH (max) (mA) 32 IOL (max) (mA) 32 Supply current (max) (µA) 5.5 Features 4.2 Input type CMOS, Schmitt-Trigger Output type Push-Pull Rating Catalog Operating temperature range (°C) -40 to 125
SOT-SC70 (DCK) 5 2.5 mm² 2 x 1.25
  • Fully configurable dual-rail design allows each port to operate from 1.1 V to 5.5 V
  • Robust, glitch-free power supply sequencing
  • Up to 420-Mbps support for 3.3 V to 5.0 V
  • Schmitt-trigger inputs allow for slow or noisy inputs
  • Input with integrated dynamic pull-down resistors help reduce external component count
  • High drive strength (up to 32 mA at 5 V)
  • Low power consumption
    • 3-µA maximum (25°C)
    • 6-µA maximum (–40°C to 125°C)
  • VCC isolation and Vcc disconnect (Ioff-float) feature
    • If either VCC supply is < 100 mV or disconnected, all I/O’s get pulled-down and then become high-impedance
  • Overvoltage tolerant inputs accept voltages up to 5.5 V regardless of supply voltage.
  • Ioff supports partial-power-down mode operation
  • Operating temperature from –40°C to +125°C
  • Latch-up performance exceeds 100 mA per JESD 78, class II
  • ESD protection exceeds JESD 22
    • 4000-V human-body model
    • 1000-V charged-device model
  • Fully configurable dual-rail design allows each port to operate from 1.1 V to 5.5 V
  • Robust, glitch-free power supply sequencing
  • Up to 420-Mbps support for 3.3 V to 5.0 V
  • Schmitt-trigger inputs allow for slow or noisy inputs
  • Input with integrated dynamic pull-down resistors help reduce external component count
  • High drive strength (up to 32 mA at 5 V)
  • Low power consumption
    • 3-µA maximum (25°C)
    • 6-µA maximum (–40°C to 125°C)
  • VCC isolation and Vcc disconnect (Ioff-float) feature
    • If either VCC supply is < 100 mV or disconnected, all I/O’s get pulled-down and then become high-impedance
  • Overvoltage tolerant inputs accept voltages up to 5.5 V regardless of supply voltage.
  • Ioff supports partial-power-down mode operation
  • Operating temperature from –40°C to +125°C
  • Latch-up performance exceeds 100 mA per JESD 78, class II
  • ESD protection exceeds JESD 22
    • 4000-V human-body model
    • 1000-V charged-device model

The SN74LXC1T14 is a single bit, dual-supply inverting voltage level translation device with Schmitt-trigger input. The input pin A is referenced to VCCI logic levels, and output pin Y is referenced to VCCO logic levels. The input pin A is able to accept voltages ranging from 1.1 V to 5.5 V and can be connected directly to VCCI or GND. See Device Functional Modes for a summary of the operation of the logic.

This device ensures low power consumption and is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs when the device is powered down. This inhibits current backflow into the device which prevents damage to the device.

The SN74LXC1T14 is a single bit, dual-supply inverting voltage level translation device with Schmitt-trigger input. The input pin A is referenced to VCCI logic levels, and output pin Y is referenced to VCCO logic levels. The input pin A is able to accept voltages ranging from 1.1 V to 5.5 V and can be connected directly to VCCI or GND. See Device Functional Modes for a summary of the operation of the logic.

This device ensures low power consumption and is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs when the device is powered down. This inhibits current backflow into the device which prevents damage to the device.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet SN74LXC1T14 Dual-Supply Inverting Translator with Schmitt-Trigger Input datasheet PDF | HTML 10 May 2022

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

5-8-LOGIC-EVM — Generic logic EVM supporting 5 through 8 pin DCK, DCT, DCU, DRL, and DBV packages

Flexible EVM designed to support any device that has a DCK, DCT, DCU, DRL, or DBV package in a 5 to 8 pin count.
User guide: PDF
Not available on TI.com
Simulation model

SN74LXC1T14 IBIS Model

SCEM794.ZIP (56 KB) - IBIS Model
Package Pins Download
SOT-SC70 (DCK) 5 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos