The TPS650830 is a single-chip solution Power Management IC designed specifically for the latest Intel Processors targeted for Tablets, Ultrabooks, and Notebooks with NVDC or non-NVDC power architectures, using 2S, 3S, or 4S Lithium-Ion battery packs.
The TPS650830 is used for Volume systems with the low voltage rails merged for the smallest footprint and lowest cost system power solution.
The TPS650830 can provide the complete power solution based on the Intel Reference Designs. Five highly efficient step-down voltage regulators (VRs) and a sink/source LDO, are used along with power-up sequence logic managing external load switches to provide the proper power rails, sequencing, and protection - including DDR3 and DDR4 memory power. The regulators support dynamic voltage scaling (DVS) for maximum efficiency including Connected Standby. The high frequency voltage regulators use small inductors and capacitors to achieve a small solution size. Output power is adjustable on four VR controllers. An I2C interface allows simple control by the embedded controller (EC). Each version is available in a 7x7 NFBGA package and a 9x9 NFBGA package. The 7x7 NFBGA package can be used in Type 4 PCB boards for the smallest area implementation. The 9x9 NFBGA package can be used in Type 3 and Type 4 PCB boards allowing to minimize cost and area.
For the Skylake and Kabylake Power Map implementation, the five PMIC voltage regulators and LDO1 are assigned with the low-voltage rails merged or split according to the configuration. For the Volume (merged low voltage rails) configuration six external load switches are controlled and monitored by using six powergood comparator logic blocs.
| Type | Title | Date | ||
|---|---|---|---|---|
| * | Data sheet | TPS650830 Simple and Flexible Wide Input Voltage PMU for Mobile Computers datasheet (Rev. A) | PDF | HTML | 05 Jul 2016 |
| Application note | Optimizing Resistor Dividers at a Comparator (Rev. B) | PDF | HTML | 30 Apr 2021 | |
| Application note | Basic Calculation of a Buck Converter's Power Stage (Rev. B) | 17 Aug 2015 | ||
| Technical article | An efficient, flexible, single-chip power solution for Skylake processors | 01 Jun 2015 | ||
| Design guide | TPS65083x Design Guide | 24 Feb 2015 | ||
| EVM User's guide | TPS650830EVM-095 User's Guide | 12 Dec 2014 | ||
| Analog Design Journal | Controlling switch-node ringing in synchronous buck converters | 26 Apr 2012 | ||
| Application note | Ringing Reduction Techniques for NexFET High Performance MOSFETs | 16 Nov 2011 |
For additional terms or required resources, click any title below to view the detail page where available.
TPS650830EVM-095 is an Evaluation Module, (EVM) board for the TPS650830. This EVM provides a platform for engineers to evaluate, test, and explore the TPS650830 in a real world application use. All of the sequencing and functionality required for the processor and system is demonstrated on this (...)
| Package | Pins | Download |
|---|---|---|
| NFBGA (ZAJ) | 168 | View options |
| NFBGA (ZCG) | 159 | View options |
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.