Automotive 3.15V to 5.5V, 4 buck & 4 LDO Power Management IC (PMIC)
Product details
Parameters
Package | Pins | Size
Features
- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
- Device Temperature Grade 2: –40°C to +105°C Ambient Operating Temperature Range
- Device HBM Classification Level 2
- Device CDM Classification Level C4B
- System Voltage Range from 3.135 V to 5.25 V
- Low-Power Consumption
- 20 µA in Off Mode
- 90 µA in Sleep Mode With Two SMPSs Active
- Four Step-Down Switched-Mode Power Supply (SMPS) Regulators:
- 0.7- to 3.3-V Output Range in 10- or 20-mV Steps
- Two SMPS Regulators With 3.5-A Capability, With the Ability to Combine into 7-A Output in Dual-Phase Configuration, With Differential Remote Sensing (Output and Ground)
- Two Other SMPS Regulators with 3-A and 1.5-A Capabilities
- Dynamic Voltage Scaling (DVS) Control and Output Current Measurement in 3.5-A and 3-A SMPS Regulators
- Hardware and Software Controlled Eco-mode™ Supplying up to 5 mA
- Short-Circuit Protection
- Power-Good Indication (Voltage and Overcurrent Indication)
- Internal Soft-Start for In-Rush Current Limitation
- Ability to Synchronize to External Clock between 1.7 MHz and 2.7 MHz
- Four Low-Dropout (LDO) Linear Regulators:
- 0 .9- to 3.3-V Output Range in 50-mV steps
- Two With 300-mA Capability and Bypass Mode
- One With 100-mA Capability and Capable of Low-Noise Performance up to 50 mA
- One LDO With 200-mA Current Capability
- Short-Circuit Protection
- 12-Bit Sigma-Delta General-Purpose ADC (GPADC) With 8 Input Channels (2 external)
- Thermal Monitoring With High Temperature Warning and Thermal Shutdown
- Power Sequence Control:
- Configurable Power-Up and Power-Down Sequences (OTP)
- Configurable Sequences Between the SLEEP and ACTIVE State Transition (OTP)
- Three Digital Output Signals that can be Included in the Startup Sequence
- Selectable Control Interface:
- One SPI for Resource Configurations and DVS Control
- Two I2C Interfaces.
- One Dedicated for DVS Control
- One General Purpose I2C Interface for Resource Configuration and DVS Control
- OTP Bit-Integrity Error Detection With Options to Proceed or Hold Power-Up Sequence and RESET_OUT Release
- Package Option:
- 7-mm × 7-mm 48-pin With 0.5-mm Pitch
All trademarks are the property of their respective owners.
Description
The TPS65919-Q1 PMIC integrates four configurable step-down converters with up to 3.5 A of output current to power the processor core, memory, I/O, and preregulation of LDOs The device is AEC-Q100 qualified. The step-down converters are synchronized to an internal 2.2-MHz clock to improve EMC performance of the device. The GPIO_3 pin allows the step-down converters to synchronize to an external clock, allowing multiple devices to synchronize to the same clock which improves system-level EMC performance. The device also contains four LDOs to power low-current or low-noise domains.
The power-sequence controller uses one-time programmable (OTP) memory to control the power sequences, as well as default configurations such as output voltage and GPIO configurations. The OTP is factory-programmed to allow start-up without any software required. Most static settings can be changed from the default through SPI or I2C to configure the device to meet many different system needs. For example, voltage-scaling registers are used to support dynamic voltage-scaling requirements of processors. The OTP also contains a bit-integrity-error detection feature to stop the power-up sequence if an error is detected, preventing the system from starting in an unknown state.
The TPS65919-Q1 device also includes an analog-to-digital converter (ADC) to monitor the system state. The GPADC includes two external channels to monitor any external voltage, as well as internal channels to measure supply voltage, output current, and die temperature, allowing the processor to monitor the health of the system. The device offers a watchdog to monitor for software lockup, and includes protection and diagnostic mechanisms such as short-circuit protection, thermal monitoring, shutdown, and automatic ADC conversions to detect if a voltage is below a predefined threshold. The PMIC can notify the processor of these events through the interrupt handler, allowing the processor to take action in response.
Same functionality and pinout but is not an equivalent to the compared device:
Technical documentation
Type | Title | Date | |
---|---|---|---|
* | Datasheet | TPS65919-Q1 Power Management Unit (PMU) for Processor datasheet (Rev. A) | Aug. 20, 2018 |
User guide | TPS65919-Q1 and TPS65917-Q1 User's Guide to Power DRA78x, and TDA3x (Rev. E) | Mar. 13, 2019 | |
Application note | TPS65917 Design Checklist | Feb. 08, 2019 | |
Application note | POR Generation in TPS65903x, TPS65917-Q1, TPS65919-Q1, and TPS65916 Devices (Rev. A) | Sep. 21, 2018 | |
Application note | TPS65917 Power Estimation Tool (Rev. B) | Jun. 14, 2018 | |
User guide | TPS65919-Q1 and TPS65917-Q1 User's Guide to Power DRA71x, DRA79x, and TDA2E-17 (Rev. E) | May 07, 2018 | |
Application note | Guide to Using the GPADC in TPS65903x, TPS65917-Q1, TPS65919-Q1, and TPS65916 de (Rev. A) | Dec. 13, 2017 | |
Application note | Safety Manual for TPS65919-Q1 Power Management Unit (PMU) | Aug. 18, 2017 | |
User guide | TPS65919-Q1 Register Map | Aug. 17, 2017 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.Hardware development
Description
The TPS65917-Q1 device is an integrated power-management integrated circuit (PMIC) for automotive applications. The device provides five configurable step-down converters with up to 3.5A of output current for memory, processor core, input/output (I/O), or pre-regulation of LDOs (...)
Features
- Allows loading of all SMPS outputs
- Allows access to the GPIOs and other logic signals to test functionality
- Optimized layout for stable operation of all SMPS
- Onboard MSP430 to enable communication with the PMIC via a Graphical User Interface (GUI) to allow access to the registers of the PMIC
Reference designs
Design files
-
download Entry Level Head Unit Display Audio With Jacinto™ 6 Entry BOM.pdf (50KB) -
download Entry Level Head Unit Display Audio With Jacinto™ 6 Entry Assembly Drawing.pdf (118KB) -
download Entry Level Head Unit Display Audio With Jacinto™ 6 Entry PCB.pdf (1127KB) -
download Entry Level Head Unit Display Audio With Jacinto™ 6 Entry CAD Files.zip (5105KB) -
download Entry Level Head Unit Display Audio With Jacinto™ 6 Entry Gerber.zip (937KB) -
download Entry Level Head Unit Display Audio With Jacinto™ 6 Entry BOM (.xlsx).zip (37KB)
CAD/CAE symbols
Package | Pins | Download |
---|---|---|
VQFN (RGZ) | 48 | View options |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.