0.5-V, 2:1 (SPDT), 1-channel analog switch
Product details
Parameters
Package | Pins | Size
Features
- Specified Make-Before-Break Switching
- Low ON-State Resistance (0.9 Ω)
- Control Inputs Are 5.5-V Tolerant
- Low Charge Injection
- Excellent ON-State Resistance Matching
- Low Total Harmonic Distortion (THD)
- 1.65-V to 5.5-V Single-Supply Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
- 2000-V Human-Body Model
(A114-B, Class II) - 1000-V Charged-Device Model (C101)
- 2000-V Human-Body Model
Description
The TS5A3154 is a single-pole double-throw (SPDT) analog switch that is designed to operate from 1.65 V to 5.5 V. The device offers a low ON-state resistance and an excellent channel-to-channel ON-state resistance matching. The device has excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable audio applications.
Technical documentation
| Type | Title | Date | |
|---|---|---|---|
| * | Datasheet | 0.9-Ohm SPDT Analog Switch datasheet (Rev. C) | Feb. 09, 2012 |
| Application note | Selecting the Right Texas Instruments Signal Switch (Rev. B) | Apr. 02, 2020 | |
| Application note | Multiplexers and Signal Switches Glossary | Mar. 06, 2020 | |
| Application note | Eliminate power Sequencing with powered-off protection signal switches (Rev. B) | Jan. 15, 2019 | |
| Application note | Preventing Excess Power Consumption on Analog Switches | Jul. 03, 2008 | |
| Application note | Semiconductor Packing Material Electrostatic Discharge (ESD) Protection | Jul. 08, 2004 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.Hardware development
Description
The EVM-LEADED1 board allows for quick testing and bread boarding of TI's common leaded packages. The board has footprints to convert TI's D, DBQ, DCT,DCU, DDF, DGS, DGV, and PW surface mount packages to 100mil DIP headers.
Features
- Quick testing of TI's leaded surface mount packages
- Allows leaded suface mount packages to be plugged into 100mil spaced bread board
- Supports TI's 8 most popular leaded packages with a single panel
Description
Features
- Quick testing of TI's surface mount packages
- Allows suface mount packages to be plugged into 100mil spaced bread board
- Supports TI's 16 most popular leadless packages with a single panel
Design tools & simulation
CAD/CAE symbols
| Package | Pins | Download |
|---|---|---|
| DSBGA (YZP) | 8 | View options |
| VSSOP (DCU) | 8 | View options |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.