Home Power management Gate drivers Half-bridge drivers
Home
Power management
Gate drivers
Half-bridge drivers

UCC27712

ACTIVE

1.8-A/2.8-A, 620V half bridge driver with interlock

Order now
Data sheet

UCC27712

ACTIVE
Data sheet Order now

Product details

Bus voltage (Max) (V) 620 Power switch MOSFET, IGBT Input VCC (Min) (V) 10 Input VCC (Max) (V) 20 Peak output current (A) 2.8 Rise time (ns) 16 Operating temperature range (C) -40 to 125 Undervoltage lockout (Typ) 10 Rating Catalog Number of channels (#) 2 Fall time (ns) 10 Prop delay (ns) 100 Iq (uA) 250 Input threshold TTL, CMOS Channel input logic Non-Inverting Negative voltage handling at HS pin (V) -11 Features Interlock Driver configuration CMOS Compatible, Dual, Non-Inverting, TTL Compatible
Bus voltage (Max) (V) 620 Power switch MOSFET, IGBT Input VCC (Min) (V) 10 Input VCC (Max) (V) 20 Peak output current (A) 2.8 Rise time (ns) 16 Operating temperature range (C) -40 to 125 Undervoltage lockout (Typ) 10 Rating Catalog Number of channels (#) 2 Fall time (ns) 10 Prop delay (ns) 100 Iq (uA) 250 Input threshold TTL, CMOS Channel input logic Non-Inverting Negative voltage handling at HS pin (V) -11 Features Interlock Driver configuration CMOS Compatible, Dual, Non-Inverting, TTL Compatible
SOIC (D) 8 19 mm² 4.9 x 3.9
  • High-side and low-side configuration
  • Dual inputs with output interlock and 150-ns deadtime
  • Fully operational up to 620-V, 700-V absolute maximum on HB pin
  • 10-V to 20-V VDD recommended range
  • Peak output current 2.8-A sink, 1.8-A source
  • dv/dt immunity of 50 V/ns
  • Logic operational up to –11 V on HS pin
  • Negative voltage tolerance on inputs of –5 V
  • Large negative transient safe operating area
  • UVLO protection for both channels
  • Small propagation delay (100-ns typical)
  • Delay matching (12-ns typical)
  • Floating channel designed for bootstrap operation
  • Low quiescent current
  • TTL and CMOS compatible inputs
  • Industry standard SOIC-8 package
  • All parameters specified over temperature range, –40 °C to +125 °C
  • High-side and low-side configuration
  • Dual inputs with output interlock and 150-ns deadtime
  • Fully operational up to 620-V, 700-V absolute maximum on HB pin
  • 10-V to 20-V VDD recommended range
  • Peak output current 2.8-A sink, 1.8-A source
  • dv/dt immunity of 50 V/ns
  • Logic operational up to –11 V on HS pin
  • Negative voltage tolerance on inputs of –5 V
  • Large negative transient safe operating area
  • UVLO protection for both channels
  • Small propagation delay (100-ns typical)
  • Delay matching (12-ns typical)
  • Floating channel designed for bootstrap operation
  • Low quiescent current
  • TTL and CMOS compatible inputs
  • Industry standard SOIC-8 package
  • All parameters specified over temperature range, –40 °C to +125 °C

The UCC27712 is a 620-V high-side and low-side gate driver with 1.8-A source, 2.8-A sink current, targeted to drive power MOSFETs or IGBTs.

The recommended VDD operating voltage is 10-V to 20-V for IGBT’s and 10-V to 17-V for power MOSFETs.

The UCC27712 includes protection features where the outputs are held low when the inputs are left open or when the minimum input pulse width specification is not met. Interlock and deadtime functions prevent both outputs from being turned on simultaneously. In addition, the device accepts a wide range bias supply range and offers UVLO protection for both the VDD and HB bias supply.

Developed with TI’s state of the art high-voltage device technology, the device features robust drive with excellent noise and transient immunity including large negative voltage tolerance on its inputs, high dV/dt tolerance, wide negative transient safe operating area (NTSOA) on the switch node (HS), and interlock.

The device consists of one ground-referenced channel (LO) and one floating channel (HO) which is designed for operating with bootstrap or isolated power supplies. The device features fast propagation delays and excellent delay matching between both channels. On the UCC27712, each channel is controlled by its respective input pins, HI and LI.

The UCC27712 is a 620-V high-side and low-side gate driver with 1.8-A source, 2.8-A sink current, targeted to drive power MOSFETs or IGBTs.

The recommended VDD operating voltage is 10-V to 20-V for IGBT’s and 10-V to 17-V for power MOSFETs.

The UCC27712 includes protection features where the outputs are held low when the inputs are left open or when the minimum input pulse width specification is not met. Interlock and deadtime functions prevent both outputs from being turned on simultaneously. In addition, the device accepts a wide range bias supply range and offers UVLO protection for both the VDD and HB bias supply.

Developed with TI’s state of the art high-voltage device technology, the device features robust drive with excellent noise and transient immunity including large negative voltage tolerance on its inputs, high dV/dt tolerance, wide negative transient safe operating area (NTSOA) on the switch node (HS), and interlock.

The device consists of one ground-referenced channel (LO) and one floating channel (HO) which is designed for operating with bootstrap or isolated power supplies. The device features fast propagation delays and excellent delay matching between both channels. On the UCC27712, each channel is controlled by its respective input pins, HI and LI.
open-in-new Find other Half-bridge drivers
Download

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 11
Type Title Date
* Data sheet UCC27712 620-V, 1.8-A, 2.8-A High-Side Low-Side Gate Driver with Interlock datasheet (Rev. B) PDF | HTML 05 Mar 2020
Application note Implementing High-Side Switches Using Half-Bridge Gate Drivers for 48-V Battery. 12 May 2020
Application note External Gate Resistor Selection Guide (Rev. A) 28 Feb 2020
Application note Understanding Peak IOH and IOL Currents (Rev. A) 28 Feb 2020
More literature Fundamentals of MOSFET and IGBT Gate Driver Circuits (Replaces SLUP169) (Rev. A) 29 Oct 2018
Technical article How to achieve higher system robustness in DC drives, part 3: minimum input pulse 19 Sep 2018
Technical article How to achieve higher system robustness in DC drives, part 2: interlock and deadtime 30 May 2018
Technical article Boosting efficiency for your solar inverter designs 24 May 2018
Application note Bootstrap Circuitry Selection for Half Bridge Configurations 24 Apr 2018
Technical article How to achieve higher system robustness in DC drives, part 1: negative voltage 17 Apr 2018
EVM User's guide Using the UCC27712EVM-287 15 Jun 2017

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

UCC27712EVM-287 — UCC27712 620-V, 1.8-A, 2.8-A High-Side Low-Side Gate Driver With Interlock Evaluation Module

UCC27712EVM-287 is designed for evaluating UCC27712D, which is a 620V half bridge gate driver with high source and sink peak current capability. This EVM could be served to evaluate the driver IC against its datsheet. The EVM can also be used as Driver IC component selection guide. The EVM can be (...)
User guide: PDF
Not available on TI.com
Simulation model

UCC27712 PSpice Transient Model

SLUM579.ZIP (68 KB) - PSpice Model
Download
Simulation model

UCC27712 TINA-TI Transient Reference Design

SLUM599.TSC (1513 KB) - TINA-TI Reference Design
Download
Simulation model

UCC27712 TINA-TI Transient Spice Model

SLUM600.ZIP (23 KB) - TINA-TI Spice Model
Download
Simulation model

UCC27712 Unencrypted PSpice Transient Model

SLUM637.ZIP (3 KB) - PSpice Model
Download
Schematic

UCC2771x Schematic Review Template

SLURB13.ZIP (63 KB)
Download
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Reference designs

PMP23069 — 3-kW, 180-W/in3 single-phase totem-pole bridgeless PFC reference design with 16-A max input

This reference design is a GaN-based 3-kW single-phase continuous conduction mode (CCM) totem-pole power factor correction (PFC) converter targeting maximum power density. The supply is designed to support max input current of 16-A RMS and peak power of 3.6 kW. The power stage is followed by a (...)
Test report: PDF
Reference designs

PMP21479 — 65W Active clamp flyback with Si FETs reference design for a high power density 5-20V AC/DC adapter

This reference design uses the UCC28780 active clamp flyback controller to generate a 20-V/15-V/9-V/5-V adjustable output voltage. The maximum power rating is 65 W at 20-V output and up to 3 A at all other output voltage settings. This design reaches a peak efficiency of over 93% using silicon (...)
Test report: PDF
Schematic: PDF
Reference designs

TIDA-010047 — 22-W/in3, 93.1% peak efficiency, 100-W USB-PD 3.0 AC/DC adapter reference design with Si MOSFET

This fully-tested reference design is a high-efficiency, high-power-density, AC/DC adapter solution with a wide input voltage range (100- to 240-V AC) for laptop adapters and smartphone charger applications. This design consists of a front-end transition-mode (TM) power factor correction (PFC) (...)
Design guide: PDF
Schematic: PDF
Reference designs

PMP30720 — High efficiency, ultra-wide input (20 VDC to 375 VDC) isolated power supply reference design

This reference design uses the UCC28C42 boost controller and the UCC28780 active-clamp flyback controller to generate an isolated output of 24 V at 3.5 A over an ultra-wide input voltage range of 20 V to 375 V. The design also uses the UCC24612 synchronous rectifier controller on the secondary (...)
Test report: PDF
Schematic: PDF
Reference designs

PMP30631 — High efficiency, 70-W AC/DC active clamp flyback reference design

This reference design uses the UCC28780 active clamp flyback controller to generate an isolated output of 20 V @ 3.5 A over an input voltage rage of 90 Vac to 264 Vac. The design also uses the UCC24612 synchronous rectifier controller on the secondary side. Zero voltage switching (ZVS) ensures (...)
Test report: PDF
Schematic: PDF
Reference designs

PMP40328 — High Efficiency, High Power Density Active Clamp Flyback Adapter with SJ FET Reference Design

PMP40328 is a maximum 9V 5A reference design for high frequency and high density adapter applications. The solution implements a high efficiency active clamp flyback  controller UCC28780 and secondary rectifier controller UCC24612-2. The efficiency is around 90% at full load. Integrated input (...)
Test report: PDF
Schematic: PDF
Reference designs

TIDA-010023 — Cost optimized, < 1% accurate current sensing and protection for 3-phase inverter reference design

This reference design demonstrates a cost optimized three-phase inverter leg (low-side shunt) current sensing solution with high accuracy and faster response for sensorless 2-shunt or 3-shunt field oriented control (FOC). This reference design demonstrates inverter leg current sensing with full (...)
Design guide: PDF
Schematic: PDF
Package Pins Download
SOIC (D) 8 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos