1.8-A/2.8-A, 620V half bridge driver with interlock
Product details
Parameters
Package | Pins | Size
Features
- High-side and low-side configuration
- Dual inputs with output interlock and 150-ns deadtime
- Fully operational up to 620-V, 700-V absolute maximum on HB pin
- 10-V to 20-V VDD recommended range
- Peak output current 2.8-A sink, 1.8-A source
- dv/dt immunity of 50 V/ns
- Logic operational up to –11 V on HS pin
- Negative voltage tolerance on inputs of –5 V
- Large negative transient safe operating area
- UVLO protection for both channels
- Small propagation delay (100-ns typical)
- Delay matching (12-ns typical)
- Floating channel designed for bootstrap operation
- Low quiescent current
- TTL and CMOS compatible inputs
- Industry standard SOIC-8 package
- All parameters specified over temperature range, –40 °C to +125 °C
All trademarks are the property of their respective owners.
Description
The UCC27712 is a 620-V high-side and low-side gate driver with 1.8-A source, 2.8-A sink current, targeted to drive power MOSFETs or IGBTs.
The recommended VDD operating voltage is 10-V to 20-V for IGBTs and 10-V to 17-V for power MOSFETs.
The UCC27712 includes protection features where the outputs are held low when the inputs are left open or when the minimum input pulse width specification is not met. Interlock and deadtime functions prevent both outputs from being turned on simultaneously. In addition, the device accepts a wide range bias supply range and offers UVLO protection for both the VDD and HB bias supply.
Developed with TIs state of the art high-voltage device technology, the device features robust drive with excellent noise and transient immunity including large negative voltage tolerance on its inputs, high dV/dt tolerance, wide negative transient safe operating area (NTSOA) on the switch node (HS), and interlock.
The device consists of one ground-referenced channel (LO) and one floating channel (HO) which is designed for operating with bootstrap or isolated power supplies. The device features fast propagation delays and excellent delay matching between both channels. On the UCC27712, each channel is controlled by its respective input pins, HI and LI.
Technical documentation
Design & development
For additional terms or required resources, click any title below to view the detail page where available.Hardware development
Description
Features
- High performance driver with half bridge power MOSFETs
- Ability to test most data sheet parameters
- Ability to compare performance of various drivers with compatible pinout
- Ability to easily configure converter topology such as synchronous buck converter
Design tools & simulation
Features
- Leverages Cadence PSpice Technology
- Preinstalled library with a suite of digital models to enable worst-case timing analysis
- Dynamic updates ensure you have access to most current device models
- Optimized for simulation speed without loss of accuracy
- Supports simultaneous analysis of multiple products
- (...)
Reference designs
Design files
-
download TIDA-00961 Assembly Drawing.pdf (482KB) -
download TIDA-00961 PCB.pdf (2240KB) -
download TIDA-00961 BOM (Rev. A).pdf (50KB) -
download TIDA-00961 CAD Files (Rev. B).zip (4493KB) -
download TIDA-00961 Gerber (Rev. A).zip (1428KB)
Design files
-
download PMP21479 Assembly Drawing (Rev. A).pdf (291KB) -
download PMP21479 BOM (Rev. A).pdf (343KB) -
download PMP21479 PCB (Rev. A).pdf (1267KB) -
download PMP21479 CAD Files.zip (1548KB) -
download PMP21479 Gerber.zip (1044KB)
Design files
-
download TIDA-010047 Assembly Drawing.zip (247KB) -
download TIDA-010047 PCB.zip (1002KB) -
download TIDA-010047 Gerber.zip (1308KB) -
download TIDA-010047 BOM Files (Rev. B).zip (515KB) -
download TIDA-010047 CAD Files (Rev. A).zip (7111KB)
Design files
-
download PMP30720 BOM.pdf (48KB) -
download PMP30720 Assembly Drawing.pdf (53KB) -
download PMP30720 PCB.pdf (101KB) -
download PMP30720 CAD Files.zip (1494KB) -
download PMP30720 Gerber.zip (1465KB)
Design files
-
download PMP30631 BOM.pdf (35KB) -
download PMP30631 Assembly Drawing.pdf (117KB) -
download PMP30631 PCB.pdf (187KB) -
download PMP30631 CAD Files.zip (1151KB) -
download PMP30631 Gerber.zip (1169KB)
Design files
-
download PMP40328 BOM.pdf (39KB) -
download PMP40328 Assembly Drawing.pdf (205KB) -
download PMP40328 PCB.pdf (1454KB) -
download PMP40328 CAD Files.zip (28KB) -
download PMP40328 Gerber.zip (697KB)
Design files
-
download TIDA-010023 BOM.pdf (36KB) -
download TIDA-010023 Assembly Drawing.pdf (779KB) -
download TIDA-010023 PCB.pdf (1592KB) -
download TIDA-010023 CAD Files.zip (6998KB) -
download TIDA-010023 Gerber.zip (825KB)
CAD/CAE symbols
Package | Pins | Download |
---|---|---|
SOIC (D) | 8 | View options |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.