Product details

Type PHY Protocols PCIe Applications PCIe Number of channels (#) 1 Speed (Max) (Gbps) 2.5 Supply voltage (V) 1.5, 1.8, 3.3 Rating Catalog Operating temperature range (C) 0 to 70
Type PHY Protocols PCIe Applications PCIe Number of channels (#) 1 Speed (Max) (Gbps) 2.5 Supply voltage (V) 1.5, 1.8, 3.3 Rating Catalog Operating temperature range (C) 0 to 70
NFBGA (ZWS) 100
  • X1 PCI Express™ Serial Link
    • PCI Express 1.1 Compliant
    • Selectable Reference Clock (100 MHz, 125 MHz)
    • Low-Power Capability
  • TI-PIPE MAC Interface
    • Source-Synchronous TX and RX Ports
    • 125 MHz TX/RX Clocks
    • Selectable 16-Bit SDR or 8-Bit DDR Mode
  • 100-Pin MicroStar™ BGA Package
  • Selectable 1.5-V or 1.8-V LVCMOS Buffers.

TI and MicroStar BGA are trademarks of Texas Instruments Incorporated
PCI Express is a trademark of PCI-SIG

  • X1 PCI Express™ Serial Link
    • PCI Express 1.1 Compliant
    • Selectable Reference Clock (100 MHz, 125 MHz)
    • Low-Power Capability
  • TI-PIPE MAC Interface
    • Source-Synchronous TX and RX Ports
    • 125 MHz TX/RX Clocks
    • Selectable 16-Bit SDR or 8-Bit DDR Mode
  • 100-Pin MicroStar™ BGA Package
  • Selectable 1.5-V or 1.8-V LVCMOS Buffers.

TI and MicroStar BGA are trademarks of Texas Instruments Incorporated
PCI Express is a trademark of PCI-SIG

The XIO1100 is a PCI Express. PHY that is compliant with PCI Express Base Specification Revision 1.1 and that interfaces the PCI Express Media Access Layer (MAC) to a PCI Express serial link by using a modified version of the interface described in PHY Interface for the PCI Express. Architecture (also known as PIPE interface) by Intel Corporation. This modified version of the PIPE interface is referred to as a TI-PIPE interface throughout this data manual.

The TI-PIPE interface is a pin-configurable interface that can be configured as either a 16-bit or an 8-bit interface.

  • The 16-bit TI-PIPE interface is a 125 MHz 16-bit parallel interface with a 16-bit output bus (RXDATA) that is clocked by the RXCLK output clock and a 16-bit input bus (TXDATA) that is clocked by the TXCLK input clock. Both buses are clocked using Single Data Rate (SDR) clocking in which the data transitions are on the rising edge of the associated clock.
  • The 8-bit TI-PIPE interface is a 250 MHz 8-bit parallel interface with an 8-bit output bus (RXDATA) that is clocked by the RXCLK output clock and an 8-bit input bus (TXDATA) that is clocked by the TXCLK input clock. Both buses are clocked using Double Data Rate (DDR) clocking in which the data transitions are on both the rising edge and the falling edge of the clock.

The XIO1100 PHY interfaces to a 2.5 Gbps PCI Express serial link with a transmit differential pair (TXP and TXN) and a receive differential pair (RXP and RXN). Incoming data at the XIO1100 PHY receive differential pair (RXP and RXN) is forwarded to the MAC on the RXDATA output bus. Data received from the MAC on the TXDATA input bus is forwarded to the XIO1100 PHY transfer differential pair (TXP and TXN).

The XIO1100 is also responsible for handling the 8B/10B encoding/decoding and scrambling/unscrambling of the outgoing data. In addition, XIO1100 can recover/interpolate the clock on the receiver side based on the transitions guaranteed by the use of the 8B/10B mechanism and supply this to the receive side of the data link layer logic.

In addition to the TI-PIPE interface, the XIO1100 has some TI-proprietary side-band signals that some customers may wish to use to take advantage of additional XIO1100 low-power state features (for example, disabling the PLL during the L1 power state).

The XIO1100 is a PCI Express. PHY that is compliant with PCI Express Base Specification Revision 1.1 and that interfaces the PCI Express Media Access Layer (MAC) to a PCI Express serial link by using a modified version of the interface described in PHY Interface for the PCI Express. Architecture (also known as PIPE interface) by Intel Corporation. This modified version of the PIPE interface is referred to as a TI-PIPE interface throughout this data manual.

The TI-PIPE interface is a pin-configurable interface that can be configured as either a 16-bit or an 8-bit interface.

  • The 16-bit TI-PIPE interface is a 125 MHz 16-bit parallel interface with a 16-bit output bus (RXDATA) that is clocked by the RXCLK output clock and a 16-bit input bus (TXDATA) that is clocked by the TXCLK input clock. Both buses are clocked using Single Data Rate (SDR) clocking in which the data transitions are on the rising edge of the associated clock.
  • The 8-bit TI-PIPE interface is a 250 MHz 8-bit parallel interface with an 8-bit output bus (RXDATA) that is clocked by the RXCLK output clock and an 8-bit input bus (TXDATA) that is clocked by the TXCLK input clock. Both buses are clocked using Double Data Rate (DDR) clocking in which the data transitions are on both the rising edge and the falling edge of the clock.

The XIO1100 PHY interfaces to a 2.5 Gbps PCI Express serial link with a transmit differential pair (TXP and TXN) and a receive differential pair (RXP and RXN). Incoming data at the XIO1100 PHY receive differential pair (RXP and RXN) is forwarded to the MAC on the RXDATA output bus. Data received from the MAC on the TXDATA input bus is forwarded to the XIO1100 PHY transfer differential pair (TXP and TXN).

The XIO1100 is also responsible for handling the 8B/10B encoding/decoding and scrambling/unscrambling of the outgoing data. In addition, XIO1100 can recover/interpolate the clock on the receiver side based on the transitions guaranteed by the use of the 8B/10B mechanism and supply this to the receive side of the data link layer logic.

In addition to the TI-PIPE interface, the XIO1100 has some TI-proprietary side-band signals that some customers may wish to use to take advantage of additional XIO1100 low-power state features (for example, disabling the PLL during the L1 power state).

Download

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 5
Type Title Date
* Data sheet XIO1100 Data Manual datasheet (Rev. C) 18 Aug 2011
* Errata XIO1100 Data Manual Errata 12 Jul 2006
* User guide HSSC MicroStar BGA Discontinued and Redesigned 18 Jan 2021
More literature PCI Express PHY XIO1100 Quick Reference Card (Rev. A) 16 May 2008
Application note XIO1100: NAND TREE TEST 24 Aug 2007

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

IBIS Model of XIO1100

SLLM063.ZIP (66 KB) - IBIS Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
Package Pins Download
NFBGA (ZWS) 100 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos