Startseite Datenwandler Analog-Digital-Wandler (ADCs) Highspeed-ADCs (≥ 10 MSPS)
Startseite
Datenwandler
Analog-Digital-Wandler (ADCs)
Highspeed-ADCs (≥ 10 MSPS)

ADC10D1500

AKTIV

Analog-zu-Digital-Wandler (ADC), 10 Bit, zweifach 1,5 GSPS oder einzeln 3,0 GSPS

Jetzt bestellen
Datenblatt

ADC10D1500

AKTIV
Datenblatt Jetzt bestellen

Produktdetails

Sample rate (max) (Msps) 1500, 3000 Resolution (Bits) 10 Number of input channels 1, 2 Interface type Parallel LVDS Analog input BW (MHz) 2800 Features Ultra High Speed Rating Catalog Peak-to-peak input voltage range (V) 0.8 Power consumption (typ) (mW) 3140 Architecture Folding Interpolating SNR (dB) 57 ENOB (Bits) 9.1 SFDR (dB) 70 Operating temperature range (°C) -40 to 85 Input buffer Yes
Sample rate (max) (Msps) 1500, 3000 Resolution (Bits) 10 Number of input channels 1, 2 Interface type Parallel LVDS Analog input BW (MHz) 2800 Features Ultra High Speed Rating Catalog Peak-to-peak input voltage range (V) 0.8 Power consumption (typ) (mW) 3140 Architecture Folding Interpolating SNR (dB) 57 ENOB (Bits) 9.1 SFDR (dB) 70 Operating temperature range (°C) -40 to 85 Input buffer Yes
PBGA (NXA) 292 729 mm² 27 x 27
  • Excellent Accuracy and Dynamic Performance
  • Pin Compatible with ADC12D1000/1600/1800
  • Low Power Consumption, Further Reduced at Lower Fs
  • Internally Terminated, Buffered, Differential Analog Inputs
  • R/W SPI Interface for Extended Control Mode
  • Dual-Edge Sampling Mode, in Which the I- and Q-channels Sample One Input at Twice the Sampling Clock Rate
  • Test Patterns at Output for System Debug
  • Programmable 15-bit Gain and 12-bit Plus Sign Offset
  • Programmable tAD Adjust Feature
  • 1:1 Non-demuxed or 1:2 Demuxed LVDS Outputs
  • AutoSync Feature for Multi-Chip Systems
  • Single 1.9V ± 0.1V Power Supply
  • 292-Ball BGA Package (27mm x 27mm x 2.4mm with 1.27mm Ball-Pitch); No Heat Sink Required

All trademarks are the property of their respective owners.

  • Excellent Accuracy and Dynamic Performance
  • Pin Compatible with ADC12D1000/1600/1800
  • Low Power Consumption, Further Reduced at Lower Fs
  • Internally Terminated, Buffered, Differential Analog Inputs
  • R/W SPI Interface for Extended Control Mode
  • Dual-Edge Sampling Mode, in Which the I- and Q-channels Sample One Input at Twice the Sampling Clock Rate
  • Test Patterns at Output for System Debug
  • Programmable 15-bit Gain and 12-bit Plus Sign Offset
  • Programmable tAD Adjust Feature
  • 1:1 Non-demuxed or 1:2 Demuxed LVDS Outputs
  • AutoSync Feature for Multi-Chip Systems
  • Single 1.9V ± 0.1V Power Supply
  • 292-Ball BGA Package (27mm x 27mm x 2.4mm with 1.27mm Ball-Pitch); No Heat Sink Required

All trademarks are the property of their respective owners.

The ADC10D1000/1500 is the latest advance in TI's Ultra-High-Speed ADC family. This low-power, high-performance CMOS analog-to-digital converter digitizes signals at 10-bit resolution for dual channels at sampling rates of up to 1.0/1.5 GSPS (Non-DES Mode) or for a single channel up to 2.0/3.0 GSPS (DES Mode). The ADC10D1000/1500 achieves excellent accuracy and dynamic performance while dissipating less than 2.8/3.6 Watts. The product is packaged in a leaded or lead-free 292-ball thermally enhanced BGA package over the rated industrial temperature range of -40°C to +85°C.

The ADC10D1000/1500 builds upon the features, architecture and functionality of the 8-bit GHz family of ADCs. An expanded feature set includes AutoSync for multi-chip synchronization, 15-bit programmable gain and 12-bit plus sign programmable offset adjustment for each channel. The improved internal track-and-hold amplifier and the extended self-calibration scheme enable a very flat response of all dynamic parameters beyond Nyquist, producing 9.1/9.0 Effective Number of Bits (ENOB) with a 100 MHz input signal and a 1.0/1.5 GHz sample rate while providing a 10-18 Code Error Rate (CER) Dissipating a typical 2.77/3.59 Watts in Non-Demultiplex Mode at 1.0/1.5 GSPS from a single 1.9V supply, this device is specified to have no missing codes over the full operating temperature range.

Each channel has its own independent DDR Data Clock, DCLKI and DCLKQ, which are in phase when both channels are powered up, so that only one Data Clock could be used to capture all data, which is sent out at the same rate as the input sample clock. If the 1:2 Demux Mode is selected, a second 10-bit LVDS bus becomes active for each channel, such that the output data rate is sent out two times slower to relax data-capture timing requirements. The part can also be used as a single 2.0/3.0 GSPS ADC to sample one of the I or Q inputs. The output formatting can be programmed to be offset binary or two's complement and the Low Voltage Differential Signaling (LVDS) digital outputs are compatible with IEEE 1596.3-1996, with the exception of an adjustable common mode voltage between 0.8V and 1.2V to allow for power reduction for well-controlled back planes.

The ADC10D1000/1500 is the latest advance in TI's Ultra-High-Speed ADC family. This low-power, high-performance CMOS analog-to-digital converter digitizes signals at 10-bit resolution for dual channels at sampling rates of up to 1.0/1.5 GSPS (Non-DES Mode) or for a single channel up to 2.0/3.0 GSPS (DES Mode). The ADC10D1000/1500 achieves excellent accuracy and dynamic performance while dissipating less than 2.8/3.6 Watts. The product is packaged in a leaded or lead-free 292-ball thermally enhanced BGA package over the rated industrial temperature range of -40°C to +85°C.

The ADC10D1000/1500 builds upon the features, architecture and functionality of the 8-bit GHz family of ADCs. An expanded feature set includes AutoSync for multi-chip synchronization, 15-bit programmable gain and 12-bit plus sign programmable offset adjustment for each channel. The improved internal track-and-hold amplifier and the extended self-calibration scheme enable a very flat response of all dynamic parameters beyond Nyquist, producing 9.1/9.0 Effective Number of Bits (ENOB) with a 100 MHz input signal and a 1.0/1.5 GHz sample rate while providing a 10-18 Code Error Rate (CER) Dissipating a typical 2.77/3.59 Watts in Non-Demultiplex Mode at 1.0/1.5 GSPS from a single 1.9V supply, this device is specified to have no missing codes over the full operating temperature range.

Each channel has its own independent DDR Data Clock, DCLKI and DCLKQ, which are in phase when both channels are powered up, so that only one Data Clock could be used to capture all data, which is sent out at the same rate as the input sample clock. If the 1:2 Demux Mode is selected, a second 10-bit LVDS bus becomes active for each channel, such that the output data rate is sent out two times slower to relax data-capture timing requirements. The part can also be used as a single 2.0/3.0 GSPS ADC to sample one of the I or Q inputs. The output formatting can be programmed to be offset binary or two's complement and the Low Voltage Differential Signaling (LVDS) digital outputs are compatible with IEEE 1596.3-1996, with the exception of an adjustable common mode voltage between 0.8V and 1.2V to allow for power reduction for well-controlled back planes.
filter Andere Highspeed-ADCs (≥ 10 MSPS) suchen
Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 9
Typ Titel Datum
* Data sheet ADC10D1000/1500 Low Power, 10-Bit, Dual 1.0/1.5 GSPS or Single 2.0/3.0 GSPS ADC datasheet (Rev. Q) 15 Mär 2013
Application note AN-2132 Synchronizing Multiple GSPS ADCs in a System: The AutoSync Feature (Rev. G) 03 Feb 2017
Application note Signal Chain Noise Figure Analysis 29 Okt 2014
Application note Maximizing SFDR Performance in the GSPS ADC: Spur Sources and Methods of Mitigat 09 Dez 2013
Application note AN-2128 ADC1xD1x00 Pin Compatibility (Rev. C) 01 Mai 2013
User guide Schematic and Layout Recommendations for the GSPS ADC 29 Apr 2013
Application note AN-2177 Using the LMH6554 as a ADC Driver (Rev. A) 26 Apr 2013
Application note From Sample Instant to Data Output: Understanding Latency in the GSPS ADC 18 Dez 2012
User guide ADC10D1500/1000 10-Bit Dual 1.5/1.0 GSPS or Single 3.0/2.0 GSPS AD Converter UG 25 Jan 2012

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Evaluierungsplatine

ADC-LD-BB — Verzerrungsarme ADC-Balun-Platine

One ADC-LD-BB board is included in the hardware kit with the GSPS analog-to-digital converter (ADC) reference boards. Since the analog inputs to the ADC1xDxx00RB are differential and most signal sources are single ended, these balun boards are generally used to achieve (...)

Benutzerhandbuch: PDF
Nicht verfügbar auf TI.com
Support-Software

WAVEVISION5 — WaveVision 5 Software

WaveVision 5 software is part of the WaveVision evaluation system that also includes WaveVision 5 Data Capture Board. The WaveVision 5 system is an easy-to-use data acquisition and analysis tool, designed to help users evaluate Texas Instruments' Signal Path solutions.

While WaveVision 5 software (...)

Unterstützte Produkte und Hardware

Unterstützte Produkte und Hardware

Produkte
Highspeed-ADCs (≥ 10 MSPS)
  • ADC08D1020 — Analog-zu-Digital-Wandler (ADC), 8 Bit, zweifach 1,0 GSPS oder einzeln 2,0 GSPS
  • ADC08D1520 — Analog-zu-Digital-Wandler (ADC), 8 Bit, zweifach 1,5 GSPS oder einzeln 3,0 GSPS
  • ADC10D1000 — Analog-zu-Digital-Wandler (ADC), 10 Bit, zweifach 1,0 GSPS oder einzeln 2,0 GSPS
  • ADC10D1500 — Analog-zu-Digital-Wandler (ADC), 10 Bit, zweifach 1,5 GSPS oder einzeln 3,0 GSPS
  • ADC10DV200 — Zweikanaliger Analog-zu-Digital-Wandler (ADC), 10 Bit, 200 MSPS
  • ADC12D1000 — Analog-zu-Digital-Wandler (ADC), 12 Bit, zweifach 1,0 GSPS oder einzeln 2,0 GSPS
  • ADC12D1000RF — 12-Bit-, dualer 1,0-GSPS- oder einfacher 2,0-GSPS-Analog-zu-Digital-Wandler (ADC) mit HF-Abtastung
  • ADC12D1600 — Analog-Digital-Wandler (ADC), 12 Bit, dual 1,6 GSPS oder einzeln 3,2 GSPS
  • ADC12D1600RF — 12-Bit-, duale 1,6-GSPS- oder einfache 3,2-GSPS-Analog-zu-Digital-Wandler (ADC) mit HF-Abtastung
  • ADC12D1800 — Analog-Digital-Wandler (ADC), 12 Bit, dual 1,8 GSPS oder einzeln 3,6 GSPS
  • ADC12D1800RF — 12-Bit-, duale 1,8-GSPS- oder einfache 3,6-GSPS-Analog-zu-Digital-Wandler (LVDS-Schnittstelle) mit H
  • ADC12D500RF — 12-Bit-, dualer 500-MSPS- oder einfacher 1,0-GSPS-Analog-zu-Digital-Wandler (ADC) mit HF-Abtastung
  • ADC12D800RF — 12-Bit-, dualer 800-MSPS- oder einfacher 1,6-GSPS-Analog-zu-Digital-Wandler (ADC) mit HF-Abtastung
  • ADC14DC080 — Zweikanaliger Analog-zu-Digital-Wandler (ADC), 14 Bit, 80 MSPS, 1,0 GHz Eingangsbandbreite
  • ADC16DV160 — Zweikanaliger Analog-zu-Digital-Wandler (ADC), 16 Bit, 160 MSPS
  • ADC16V130 — Analog-Digital-Wandler (ADC), 16 Bit, 130 MSPS
Hardware-Entwicklung
Evaluierungsplatine
  • ADC12D1600RB — Referenzplatine für 12-Bit-, zwei 1,6-/1,8-GSPS- oder einzelne 3,2-/3,6-GSPS-ADC
  • LM98640CVAL — 2-kanaliges Analog-Frontend mit LVDS-Ausgang, 14 Bit, 40 MSPS
  • WAVEVSN-BRD-5.1 — WaveVision 5 Datenerfassungsboard – Version 5.1
Software
Anwendungssoftware und Frameworks
  • WAVEVISION5 — Software zur Datenerfassung und ‑analyse
Herunterladen
Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese Design- und Simulationssuite mit vollem Funktionsumfang verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)
Anfordern
Referenzdesigns

TIDA-00113 — Ansteuerung von GSPS-A/D-Wandlern im Ein- oder Zweikanal-Modus für Anwendungen mit großer Bandbreite

This design is intended to help the system designer in understanding tradeoffs and optimizing implementation for driving the Giga-Sample-Per-Second ADC with balun configurations for wideband applications.  The tradeoffs considered include balun construction, insertion loss, dynamic (...)
Design guide: PDF
Schaltplan: PDF
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
PBGA (NXA) 292 Ultra Librarian
Es gelten die allgemeinen Geschäftsbedingungen von TI für Evaluierungsartikel.

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Alle Forenthemen auf Englisch anzeigen

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos