Startseite Schnittstelle LVDS-, M-LVDS- und PECL-ICs

DS92CK16

AKTIV

3-V-BLVDS, 1 bis 6-Taktpuffer/Bustransceiver

Produktdetails

Function Buffer, Transceiver Protocols BLVDS, CMOS Number of transmitters 6 Number of receivers 1 Supply voltage (V) 3.3 Signaling rate (MBits) 250 Input signal BLVDS Output signal CMOS Rating Catalog Operating temperature range (°C) -40 to 85
Function Buffer, Transceiver Protocols BLVDS, CMOS Number of transmitters 6 Number of receivers 1 Supply voltage (V) 3.3 Signaling rate (MBits) 250 Input signal BLVDS Output signal CMOS Rating Catalog Operating temperature range (°C) -40 to 85
TSSOP (PW) 24 49.92 mm² 7.8 x 6.4
  • Master/Slave Clock Selection in a Backplane Application
  • 125 MHz Operation (Typical)
  • 100 ps Duty Cycle Distortion (Typical)
  • 50 ps Channel to Channel Skew (Typical)
  • 3.3V Power Supply Design
  • Glitch-free Power on at CLKI/O Pins
  • Low Power Design (20 mA @ 3.3V Static)
  • Accepts Small Swing (300 mV Typical) Differential Signal Levels
  • Industrial Temperature Operating Range (-40°C to +85°C)
  • Available in 24-pin TSSOP Packaging

All trademarks are the property of their respective owners.

  • Master/Slave Clock Selection in a Backplane Application
  • 125 MHz Operation (Typical)
  • 100 ps Duty Cycle Distortion (Typical)
  • 50 ps Channel to Channel Skew (Typical)
  • 3.3V Power Supply Design
  • Glitch-free Power on at CLKI/O Pins
  • Low Power Design (20 mA @ 3.3V Static)
  • Accepts Small Swing (300 mV Typical) Differential Signal Levels
  • Industrial Temperature Operating Range (-40°C to +85°C)
  • Available in 24-pin TSSOP Packaging

All trademarks are the property of their respective owners.

The DS92CK16 1 to 6 Clock Buffer/Bus Transceiver is a one to six CMOS differential clock distribution device utilizing Bus Low Voltage Differential Signaling (BLVDS) technology. This clock distribution device is designed for applications requiring ultra low power dissipation, low noise, and high data rates. The BLVDS side is a transceiver with a separate channel acting as a return/source clock.

The DS92CK16 accepts LVDS (300 mV typical) differential input levels, and translates them to 3V CMOS output levels. An output enable pin OE , when high, forces all CLKOUT pins high.

The device can be used as a source synchronous driver. The selection of the source driving is controlled by the CrdCLKIN and DE pins. This device can be the master clock, driving the inputs of other clock I/O pins in a multipoint environment. Easy master/slave clock selection is achieved along a backplane.

The DS92CK16 1 to 6 Clock Buffer/Bus Transceiver is a one to six CMOS differential clock distribution device utilizing Bus Low Voltage Differential Signaling (BLVDS) technology. This clock distribution device is designed for applications requiring ultra low power dissipation, low noise, and high data rates. The BLVDS side is a transceiver with a separate channel acting as a return/source clock.

The DS92CK16 accepts LVDS (300 mV typical) differential input levels, and translates them to 3V CMOS output levels. An output enable pin OE , when high, forces all CLKOUT pins high.

The device can be used as a source synchronous driver. The selection of the source driving is controlled by the CrdCLKIN and DE pins. This device can be the master clock, driving the inputs of other clock I/O pins in a multipoint environment. Easy master/slave clock selection is achieved along a backplane.

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 2
Typ Titel Datum
* Data sheet DS92CK16 3V BLVDS 1 to 6 Clock Buffer/Bus Transceiver datasheet (Rev. C) 13 Apr 2013
Application note High Speed BUS LVDS Clock Distri Using DS92CK16 Clock Distri (Rev. B) 26 Apr 2013

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Simulationsmodell

DS92CK16 IBIS Model

SNAM029.ZIP (6 KB) - IBIS Model
Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese voll ausgestattete Design- und Simulationssuite verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)
Simulationstool

TINA-TI — SPICE-basiertes analoges Simulationsprogramm

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
Benutzerhandbuch: PDF
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
TSSOP (PW) 24 Ultra Librarian

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos