Home Schnittstelle LVDS-, M-LVDS- und PECL-ICs
Home
Schnittstelle
LVDS-, M-LVDS- und PECL-ICs

DS92LV010A

AKTIV

Bus LVDS 3.3/5,0-V Einzel-Transceiver

Jetzt bestellen
Datenblatt

DS92LV010A

AKTIV
Datenblatt Jetzt bestellen

Produktdetails

Function Transceiver Protocols BLVDS Number of transmitters 1 Number of receivers 1 Signaling rate (Mbps) 100 Input signal LVDS, LVTTL Output signal LVDS, LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
Function Transceiver Protocols BLVDS Number of transmitters 1 Number of receivers 1 Signaling rate (Mbps) 100 Input signal LVDS, LVTTL Output signal LVDS, LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 8 29.4 mm² (4.9 mm × 6 mm)
  • Bus LVDS Signaling (BLVDS)
  • Designed for Double Termination Applications
  • Balanced Output Impedance
  • Lite Bus Loading 5pF Typical
  • Glitch Free Power Up/Down (Driver Disabled)
  • 3.3V or 5.0V Operation
  • ±1V Common Mode Range
  • ±100mV Receiver Sensitivity
  • High Signaling Rate Capability (Above 100 Mbps)
  • Low Power CMOS Design
  • Product Offered in 8 Lead SOIC Package
  • Industrial Temperature Range Operation

All trademarks are the property of their respective owners.

  • Bus LVDS Signaling (BLVDS)
  • Designed for Double Termination Applications
  • Balanced Output Impedance
  • Lite Bus Loading 5pF Typical
  • Glitch Free Power Up/Down (Driver Disabled)
  • 3.3V or 5.0V Operation
  • ±1V Common Mode Range
  • ±100mV Receiver Sensitivity
  • High Signaling Rate Capability (Above 100 Mbps)
  • Low Power CMOS Design
  • Product Offered in 8 Lead SOIC Package
  • Industrial Temperature Range Operation

All trademarks are the property of their respective owners.

The DS92LV010A is one in a series of transceivers designed specifically for the high speed, low power proprietary bus backplane interfaces. The device operates from a single 3.3V or 5.0V power supply and includes one differential line driver and one receiver. To minimize bus loading the driver outputs and receiver inputs are internally connected. The logic interface provides maximum flexibility as 4 separate lines are provided (DIN, DE, RE, and ROUT). The device also features flow through which allows easy PCB routing for short stubs between the bus pins and the connector. The driver has 10 mA drive capability, allowing it to drive heavily loaded backplanes, with impedance as low as 27 Ohms.

The driver translates between TTL levels (single-ended) to Low Voltage Differential Signaling levels. This allows for high speed operation, while consuming minimal power with reduced EMI. In addition the differential signaling provides common mode noise rejection of ±1V.

The receiver threshold is ±100mV over a ±1V common mode range and translates the low voltage differential levels to standard (CMOS/TTL) levels.

The DS92LV010A is one in a series of transceivers designed specifically for the high speed, low power proprietary bus backplane interfaces. The device operates from a single 3.3V or 5.0V power supply and includes one differential line driver and one receiver. To minimize bus loading the driver outputs and receiver inputs are internally connected. The logic interface provides maximum flexibility as 4 separate lines are provided (DIN, DE, RE, and ROUT). The device also features flow through which allows easy PCB routing for short stubs between the bus pins and the connector. The driver has 10 mA drive capability, allowing it to drive heavily loaded backplanes, with impedance as low as 27 Ohms.

The driver translates between TTL levels (single-ended) to Low Voltage Differential Signaling levels. This allows for high speed operation, while consuming minimal power with reduced EMI. In addition the differential signaling provides common mode noise rejection of ±1V.

The receiver threshold is ±100mV over a ±1V common mode range and translates the low voltage differential levels to standard (CMOS/TTL) levels.
filter Andere LVDS-, M-LVDS- und PECL-ICs suchen
Herunterladen Video mit Transkript ansehen Video

Ähnliche Produkte, die für Sie interessant sein könnten

open-in-new Alternativen vergleichen
Ähnliche Funktionalität wie der verglichene Baustein.
DS92LV090A AKTIV 9-Kanal-Bus-LVDS-Transceiver More channels (9T/9R), higher signaling rate (155 Mbps)

Technische Dokumentation

Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 3
Top-Dokumentation Typ Titel Format-Optionen Neueste englische Version herunterladen Datum
* Datenblatt DS92LV010A Bus LVDS 3.3/5.0V Single Transceiver datasheet (Rev. E) 16.04.2013
Anwendungshinweis LVDS Signal Quality: Cable Drive Measurements using Eye Patterns Test Report #3 15.05.2004
Anwendungshinweis DS92LV010A Bus LVDS Transcvr Ushers New Era of High-Perf Backplane Design 15.05.2004

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Simulationsmodell

DS92LV010A IBIS Model

SNLM035.ZIP (15 KB) - IBIS-Modell
Unterstützte Produkte und Hardware
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
SOIC (D) 8 Ultra Librarian
Es gelten die allgemeinen Geschäftsbedingungen von TI für Evaluierungsartikel.

Bestellen & Qualität

Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Alle Forenthemen auf Englisch anzeigen

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos