Produktdetails

Function General-purpose timer Iq (typ) (mA) 0.2 Rating Catalog Operating temperature range (°C) -40 to 125 Supply voltage (max) (V) 18 Supply voltage (min) (V) 1.5
Function General-purpose timer Iq (typ) (mA) 0.2 Rating Catalog Operating temperature range (°C) -40 to 125 Supply voltage (max) (V) 18 Supply voltage (min) (V) 1.5
SOT-23-THN (DDF) 8 8.12 mm² 2.9 x 2.8
  • Very-low power consumption
    • 1mW (typical) at VDD = 5V
  • Astable operation up to 3MHz
  • CMOS output capable of swinging rail to rail
  • High-output-current capability
    • Sink 200mA
    • Source 50mA
  • Output fully compatible with CMOS, TTL, and MOS logic
  • Integrated RESET pullup to VDD
  • Power-on reset to known state
  • Integrated thermal shutdown protection
  • Single-supply operation from 1.5V to 18V
  • Very-low power consumption
    • 1mW (typical) at VDD = 5V
  • Astable operation up to 3MHz
  • CMOS output capable of swinging rail to rail
  • High-output-current capability
    • Sink 200mA
    • Source 50mA
  • Output fully compatible with CMOS, TTL, and MOS logic
  • Integrated RESET pullup to VDD
  • Power-on reset to known state
  • Integrated thermal shutdown protection
  • Single-supply operation from 1.5V to 18V

The TLC3555 is a monolithic timing circuit fabricated using a TI CMOS process. The timer is fully compatible with CMOS, TTL, and MOS logic and operates at frequencies to 3MHz and even beyond. The TLC3555 improves upon the existing TLC555 from both a performance and feature standpoint, with tighter specification tolerances and additional features, such as thermal shutdown and power-on reset.

The trigger, threshold, and reset logic of the TLC3555 follow the same truth table as the TLC555. Set the reset pin (RESET) high for typical operation, or set the reset pin low to reset the flip-flop and force the output low. The TLC3555 features an internal pullup resistor from RESET to VDD, which can reduce passive count and save board area.

As a result of low propagation delay and rapid rise and fall times, the TLC3555 supports higher-frequency astable operation than previous timers such as the NE555 and TLC555. At a 15V supply, the TLC3555 achieves a clean square wave at 3.1MHz in TI’s conventional astable test circuit. When used as an oscillator, with the output and inputs tied together, the TLC3555 achieves an oscillatory frequency of 7.2MHz. Circuit parasitics dominate the response at high frequencies. In addition to the D package, which is pin-to-pin compatible with the TLC555, the TLC3555 is offered in a DDF package that enables concise implementations with reduced parasitics.

The TLC3555 is a monolithic timing circuit fabricated using a TI CMOS process. The timer is fully compatible with CMOS, TTL, and MOS logic and operates at frequencies to 3MHz and even beyond. The TLC3555 improves upon the existing TLC555 from both a performance and feature standpoint, with tighter specification tolerances and additional features, such as thermal shutdown and power-on reset.

The trigger, threshold, and reset logic of the TLC3555 follow the same truth table as the TLC555. Set the reset pin (RESET) high for typical operation, or set the reset pin low to reset the flip-flop and force the output low. The TLC3555 features an internal pullup resistor from RESET to VDD, which can reduce passive count and save board area.

As a result of low propagation delay and rapid rise and fall times, the TLC3555 supports higher-frequency astable operation than previous timers such as the NE555 and TLC555. At a 15V supply, the TLC3555 achieves a clean square wave at 3.1MHz in TI’s conventional astable test circuit. When used as an oscillator, with the output and inputs tied together, the TLC3555 achieves an oscillatory frequency of 7.2MHz. Circuit parasitics dominate the response at high frequencies. In addition to the D package, which is pin-to-pin compatible with the TLC555, the TLC3555 is offered in a DDF package that enables concise implementations with reduced parasitics.

Herunterladen Video mit Transkript ansehen Video

Technische Dokumentation

star =Von TI ausgewählte Top-Empfehlungen für dieses Produkt
Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
Alle anzeigen 1
Top-Dokumentation Typ Titel Format-Optionen Datum
* Data sheet TLC3555 High-Speed CMOS Timer datasheet PDF | HTML 19 Mai 2026

Design und Entwicklung

Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

Simulationstool

PSPICE-FOR-TI — PSpice® für TI Design-und Simulationstool

PSpice® für TI ist eine Design- und Simulationsumgebung, welche Sie dabei unterstützt, die Funktionalität analoger Schaltungen zu evaluieren. Diese Design- und Simulationssuite mit vollem Funktionsumfang verwendet eine analoge Analyse-Engine von Cadence®. PSpice für TI ist kostenlos erhältlich und (...)
Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
SOT-23-THN (DDF) 8 Ultra Librarian

Bestellen & Qualität

Beinhaltete Information:
  • RoHS
  • REACH
  • Bausteinkennzeichnung
  • Blei-Finish/Ball-Material
  • MSL-Rating / Spitzenrückfluss
  • MTBF-/FIT-Schätzungen
  • Materialinhalt
  • Qualifikationszusammenfassung
  • Kontinuierliches Zuverlässigkeitsmonitoring
Beinhaltete Information:
  • Werksstandort
  • Montagestandort

Support und Schulungen

TI E2E™-Foren mit technischem Support von TI-Ingenieuren

Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

Videos