DS90UB904Q-Q1

ACTIVO

Deserializador FPD-Link III a color de 18 bits y 10 MHz a 43 MHz con canal de control bidireccional

Haga su pedido ahora

Hoja de datos

document-pdfAcrobat DS90UB903Q/4Q 10-43MHz 18-Bit Color FPD-Link III SER/DES datasheet (Rev. E) (Inglés)

DS90UB904Q-Q1

ACTIVO

Hoja de datos

Haga su pedido ahora

Detalles del producto

Applications

In-vehicle Infotainment (IVI)

Input compatibility

FPD-Link III LVDS

Function

Deserializer

Output compatibility

LVCMOS

Color depth (bpp)

18

Features

I2C Config

Signal conditioning

Programmable Equalizer

EMI reduction

BIST

Diagnostics

BIST

Rating

Automotive

Operating temperature range (°C)

-40 to 105

Applications

In-vehicle Infotainment (IVI)

Input compatibility

FPD-Link III LVDS

Function

Deserializer

Output compatibility

LVCMOS

Color depth (bpp)

18

Features

I2C Config

Signal conditioning

Programmable Equalizer

EMI reduction

BIST

Diagnostics

BIST

Rating

Automotive

Operating temperature range (°C)

-40 to 105

WQFN (RHS)

48

49 mm² (7 mm × 7 mm)

10 MHz to 43 MHz Input PCLK Support
210 Mbps to 903 Mbps Data Throughput
Single Differential Pair Interconnect
Bidirectional Control Interface Channel with I²C Support
Embedded Clock with DC Balanced Coding to Support AC-Coupled Interconnects
Capable to Drive up to 10 Meters Shielded Twisted-Pair
I²C Compatible Serial Interface
Single Hardware Device Addressing Pin
Up to 4 General Purpose Input (GPI)/ Output (GPO)
LOCK Output Reporting Pin and AT-SPEED BIST Diagnosis Feature to Validate Link Integrity
Integrated Termination Resistors
1.8V- or 3.3V-Compatible Parallel Bus Interface
Single Power Supply at 1.8V
ISO 10605 ESD and IEC 61000-4-2 ESD Compliant
Automotive Grade Product: AEC-Q100 Grade 2 Qualified
Temperature Range −40°C to +105°C
No Reference Clock Required on Deserializer
Programmable Receive Equalization
EMI/EMC Mitigation
- DES Programmable Spread Spectrum (SSCG) Outputs
- DES Receiver Staggered Outputs

All trademarks are the property of their respective owners.

10 MHz to 43 MHz Input PCLK Support
210 Mbps to 903 Mbps Data Throughput
Single Differential Pair Interconnect
Bidirectional Control Interface Channel with I²C Support
Embedded Clock with DC Balanced Coding to Support AC-Coupled Interconnects
Capable to Drive up to 10 Meters Shielded Twisted-Pair
I²C Compatible Serial Interface
Single Hardware Device Addressing Pin
Up to 4 General Purpose Input (GPI)/ Output (GPO)
LOCK Output Reporting Pin and AT-SPEED BIST Diagnosis Feature to Validate Link Integrity
Integrated Termination Resistors
1.8V- or 3.3V-Compatible Parallel Bus Interface
Single Power Supply at 1.8V
ISO 10605 ESD and IEC 61000-4-2 ESD Compliant
Automotive Grade Product: AEC-Q100 Grade 2 Qualified
Temperature Range −40°C to +105°C
No Reference Clock Required on Deserializer
Programmable Receive Equalization
EMI/EMC Mitigation
- DES Programmable Spread Spectrum (SSCG) Outputs
- DES Receiver Staggered Outputs

All trademarks are the property of their respective owners.

The DS90UB903Q/DS90UB904Q chipset offers a FPD-Link III interface with a high-speed forward channel and a bidirectional control channel for data transmission over a single differential pair. The DS90UB903Q/904Q incorporates differential signaling on both the high-speed forward channel and bidirectional control channel data paths. The Serializer/ Deserializer pair is targeted for direct connections between graphics host controller and displays modules. This chipset is ideally suited for driving video data to displays requiring 18-bit color depth (RGB666 + HS, VS, and DE) along with bidirectional control channel bus. The primary transport converts 21 bit data over a single high-speed serial stream, along with a separate low latency bidirectional control channel transport that accepts control information from an I²C port. Using TI’s embedded clock technology allows transparent full-duplex communication over a single differential pair, carrying asymmetrical bidirectional control channel information in both directions. This single serial stream simplifies transferring a wide data bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. This significantly saves system cost by narrowing data paths that in turn reduce PCB layers, cable width, and connector size and pins.

In addition, the Deserializer inputs provide equalization control to compensate for loss from the media over longer distances. Internal DC balanced encoding/decoding is used to support AC-Coupled interconnects.

The Serializer is offered in a 40-pin lead in WQFN and Deserializer is offered in a 48-pin WQFN packages.

The DS90UB903Q/DS90UB904Q chipset offers a FPD-Link III interface with a high-speed forward channel and a bidirectional control channel for data transmission over a single differential pair. The DS90UB903Q/904Q incorporates differential signaling on both the high-speed forward channel and bidirectional control channel data paths. The Serializer/ Deserializer pair is targeted for direct connections between graphics host controller and displays modules. This chipset is ideally suited for driving video data to displays requiring 18-bit color depth (RGB666 + HS, VS, and DE) along with bidirectional control channel bus. The primary transport converts 21 bit data over a single high-speed serial stream, along with a separate low latency bidirectional control channel transport that accepts control information from an I²C port. Using TI’s embedded clock technology allows transparent full-duplex communication over a single differential pair, carrying asymmetrical bidirectional control channel information in both directions. This single serial stream simplifies transferring a wide data bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. This significantly saves system cost by narrowing data paths that in turn reduce PCB layers, cable width, and connector size and pins.

In addition, the Deserializer inputs provide equalization control to compensate for loss from the media over longer distances. Internal DC balanced encoding/decoding is used to support AC-Coupled interconnects.

The Serializer is offered in a 40-pin lead in WQFN and Deserializer is offered in a 48-pin WQFN packages.

filter

Buscar otro/a Serializadores-deserializadores FPD-Link

Descargar Ver vídeo con transcripción Video

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.

Ver todo 4

Documentación principal	Tipo	Título	Fecha
*	Hoja de datos	DS90UB903Q/4Q 10-43MHz 18-Bit Color FPD-Link III SER/DES datasheet (Rev. E)	16/04/2013
	Nota sobre la aplicación	I2C Communication Over FPD-Link III with Bidirectional Control Channel (Rev. A)	26/04/2013
	Guía del usuario	SERDESUB-21USB User’s Guide	25/04/2012
	Nota sobre la aplicación	Driving High-Speed Data Against the Traffic	11/07/2011

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Software de aplicación y estructura

ALP — Analog LaunchPad Framework Utility

To get started with Analog LaunchPad (ALP) software: Download and install the ALP Framework Utility. Add new device profiles and example scripts with the ALP-PROFILE-UPDATE tool.

Productos y hardware compatibles

Opciones de descarga

Soporte de software

ALP-PROFILE-UPDATE — Analog LaunchPad Profile Update Software

ALP Profile Update contains latest fixes and updates to ALP profiles. If you are installing for the first time please install ALP Profile Update after installing ALP Framework.

Productos y hardware compatibles

Opciones de descarga

Modelo de simulación