Inicio Interfaz Circuitos integrados de interfaz digital serie (SDI)

LMH0031

ACTIVO

Deserializador/decodificador de videos digitales con FIFO de video y datos auxiliares

Detalles del producto

Function Deserializer Power consumption (mW) 705 Data rate (max) (Mbps) 1485 Control interface Pin/I2C Operating temperature range (°C) 0 to 70
Function Deserializer Power consumption (mW) 705 Data rate (max) (Mbps) 1485 Control interface Pin/I2C Operating temperature range (°C) 0 to 70
TQFP (PAG) 64 144 mm² (12 mm × 12 mm)
  • SDTV/HDTV Serial Digital Video Standard Compliant
  • Supports 270 Mbps, 360 Mbps, 540 Mbps, 1.483 Gbps and 1.485 Gbps Serial Video Data Rates with Auto-Detection
  • LSB De-Dithering Option
  • Uses Low-Cost 27MHz Crystal or Clock Oscillator Reference
  • Fast VCO Lock Time: < 500 µs at 1.485 Gbps
  • Built-in Self-Test (BIST) and Video Test Pattern Generator (TPG) Patent Applications Made or Pending
  • Automatic EDH/CRC Word and Flag Processing
  • Ancillary Data FIFO with Extensive Packet Handling Options
  • Adjustable, 4-Deep Parallel Output Video Data FIFO
  • Flexible Control and Configuration I/O Port
  • LVCMOS Compatible Control Inputs and Clock and Data Outputs
  • LVDS and ECL-Compatible, Differential, Serial Inputs
  • 3.3V I/O Power Supply and 2.5V Logic Power Supply Operation
  • Low Power: Typically 850mW
  • 64-Pin TQFP Package
  • Commercial Temperature Range 0°C to +70°C

All trademarks are the property of their respective owners.

  • SDTV/HDTV Serial Digital Video Standard Compliant
  • Supports 270 Mbps, 360 Mbps, 540 Mbps, 1.483 Gbps and 1.485 Gbps Serial Video Data Rates with Auto-Detection
  • LSB De-Dithering Option
  • Uses Low-Cost 27MHz Crystal or Clock Oscillator Reference
  • Fast VCO Lock Time: < 500 µs at 1.485 Gbps
  • Built-in Self-Test (BIST) and Video Test Pattern Generator (TPG) Patent Applications Made or Pending
  • Automatic EDH/CRC Word and Flag Processing
  • Ancillary Data FIFO with Extensive Packet Handling Options
  • Adjustable, 4-Deep Parallel Output Video Data FIFO
  • Flexible Control and Configuration I/O Port
  • LVCMOS Compatible Control Inputs and Clock and Data Outputs
  • LVDS and ECL-Compatible, Differential, Serial Inputs
  • 3.3V I/O Power Supply and 2.5V Logic Power Supply Operation
  • Low Power: Typically 850mW
  • 64-Pin TQFP Package
  • Commercial Temperature Range 0°C to +70°C

All trademarks are the property of their respective owners.

The LMH0031 SMPTE 292M / 259M Digital Video Deserializer/Descrambler with Video and Ancillary Data FIFOs is a monolithic integrated circuit that deserializes and decodes SMPTE 292M, 1.485Gbps (or 1.483Gbps) serial component video data, to 20-bit parallel data with a synchronized parallel word-rate clock. It also deserializes and decodes SMPTE 259M, 270Mbps, 360Mbps and SMPTE 344M (proposed) 540Mbps serial component video data, to 10-bit parallel data. Functions performed by the LMH0031 include: clock/data recovery from the serial data, serial-to-parallel data conversion, SMPTE standard data decoding, NRZI-to-NRZ conversion, parallel data clock generation, word framing, CRC and EDH data checking and handling, Ancillary Data extraction and automatic video format determination. The parallel video output features a variable-depth FIFO which can be adjusted to delay the output data up to 4 parallel data clock periods. Ancillary Data may be selectively extracted from the parallel data through the use of masking and control bits in the configuration and control registers and stored in the on-chip FIFO. Reverse LSB dithering is also implemented.

The unique multi-functional I/O port of the LMH0031 provides external access to functions and data stored in the configuration and control registers. This feature allows the designer greater flexibility in tailoring the LMH0031 to the desired application. The LMH0031 is auto-configured to a default operating condition at power-on or after a reset command. Separate power pins for the PLL, deserializer and other functional circuits improve power supply rejection and noise performance.

The LMH0031 has a unique Built-In Self-Test (BIST) and video Test Pattern Generator (TPG). The BIST enables comprehensive testing of the device by the user. The BIST uses the TPG as input data and includes SD and HD component video test patterns, reference black, PLL and EQ pathologicals and a 75% saturation, 8 vertical colour bar pattern, for all implemented rasters. The colour bar pattern has optional transition coding at changes in the chroma and luma bar data. The TPG data is output via the parallel data port.

The LMH0030, SMPTE 292M / 259M Digital Video Serializer with Ancillary Data FIFO and Integrated Cable Driver, is the ideal complement to the LMH0031.

The LMH0031's internal circuitry is powered from +2.5 Volts and the I/O circuitry from a +3.3 Volt supply. Power dissipation is typically 850mW. The device is packaged in a 64-pin TQFP.

The LMH0031 SMPTE 292M / 259M Digital Video Deserializer/Descrambler with Video and Ancillary Data FIFOs is a monolithic integrated circuit that deserializes and decodes SMPTE 292M, 1.485Gbps (or 1.483Gbps) serial component video data, to 20-bit parallel data with a synchronized parallel word-rate clock. It also deserializes and decodes SMPTE 259M, 270Mbps, 360Mbps and SMPTE 344M (proposed) 540Mbps serial component video data, to 10-bit parallel data. Functions performed by the LMH0031 include: clock/data recovery from the serial data, serial-to-parallel data conversion, SMPTE standard data decoding, NRZI-to-NRZ conversion, parallel data clock generation, word framing, CRC and EDH data checking and handling, Ancillary Data extraction and automatic video format determination. The parallel video output features a variable-depth FIFO which can be adjusted to delay the output data up to 4 parallel data clock periods. Ancillary Data may be selectively extracted from the parallel data through the use of masking and control bits in the configuration and control registers and stored in the on-chip FIFO. Reverse LSB dithering is also implemented.

The unique multi-functional I/O port of the LMH0031 provides external access to functions and data stored in the configuration and control registers. This feature allows the designer greater flexibility in tailoring the LMH0031 to the desired application. The LMH0031 is auto-configured to a default operating condition at power-on or after a reset command. Separate power pins for the PLL, deserializer and other functional circuits improve power supply rejection and noise performance.

The LMH0031 has a unique Built-In Self-Test (BIST) and video Test Pattern Generator (TPG). The BIST enables comprehensive testing of the device by the user. The BIST uses the TPG as input data and includes SD and HD component video test patterns, reference black, PLL and EQ pathologicals and a 75% saturation, 8 vertical colour bar pattern, for all implemented rasters. The colour bar pattern has optional transition coding at changes in the chroma and luma bar data. The TPG data is output via the parallel data port.

The LMH0030, SMPTE 292M / 259M Digital Video Serializer with Ancillary Data FIFO and Integrated Cable Driver, is the ideal complement to the LMH0031.

The LMH0031's internal circuitry is powered from +2.5 Volts and the I/O circuitry from a +3.3 Volt supply. Power dissipation is typically 850mW. The device is packaged in a 64-pin TQFP.

Descargar Ver vídeo con transcripción Video

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 11
Documentación principal Tipo Título Opciones de formato Descargar la versión más reciente en inglés Fecha
* Hoja de datos LMH0031 SMPTE 292M/259M Dig Video Deserial/Descram w/Video & Ancillary Data FIFO datasheet (Rev. A) 15/04/2013
Guía de selección Broadcast and Professional Video Interface Solutions (Rev. E) PDF | HTML 5/04/2017
Nota sobre la aplicación AN-2145 Power Considerations for SDI Products (Rev. B) 26/04/2013
Nota sobre la aplicación AN-2146 Power Design for SDI and Other Noise-Sensitive Devices (Rev. A) 26/04/2013
Nota sobre la aplicación Enhancing LMH0031 Jitter Perf w/Easy-To-Use VCXOs (Rev. B) 26/04/2013
Nota sobre la aplicación AN-1943 Understanding Serial Digital Video Bit Rates (Rev. A) 26/04/2013
Nota sobre la aplicación AN-1334 The LMH0030 in Segmented Frames Applications (Rev. B) 26/04/2013
Nota sobre la aplicación AN-1336 LMH0030 or LMH0031 Control Port Bussed Operation (Rev. B) 26/04/2013
Nota sobre la aplicación High-Speed Board Layout Challenges in FPGA/SDI Sub-Systems 12/11/2009
Nota sobre la aplicación LMH0030 (CLC030), LMH0031 (CLC031A) ‚Çô Frequently Asked Questions (FAQs) 26/08/2008
Nota sobre la aplicación Timing is Everything ‚Çô The Broadcast Video Signal Path 2/08/2007

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Encapsulado Pines Símbolos CAD, huellas y modelos 3D
TQFP (PAG) 64 Ultra Librarian

Pedidos y calidad

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene alguna pregunta sobre calidad, encapsulados o pedido de productos de TI, consulte el servicio de asistencia de TI. ​​​​​​​​​​​​​​

Videos