SN65DSI84

ACTIVO

Puente MIPI® DSI a puente Flatlink™ LVDS de un canal DSI a puente LVDS de doble enlace

Haga su pedido ahora

Hoja de datos

document-pdfAcrobat MIPI DSI Bridge to Flat Link LVDS Single Channel DSI to Dual-Link LVDS Bridge datasheet (Rev. H) (Inglés) PDF | HTML

SN65DSI84

ACTIVO

Hoja de datos

Haga su pedido ahora

Detalles del producto

Type

Bridge

Protocols

LVDS, MIPI DSI

Rating

Catalog

Speed (max) (Gbpp)

4

Operating temperature range (°C)

-40 to 85

Type

Bridge

Protocols

LVDS, MIPI DSI

Rating

Catalog

Speed (max) (Gbpp)

4

Operating temperature range (°C)

-40 to 85

NFBGA (ZXH)

64

25 mm² (5 mm × 5 mm)

Implements MIPI D-PHY version 1.00.00 physical layer front-end and display serial interface (DSI) version 1.02.00
Single channel DSI receiver configurable for one, two, three, or four D-PHY data lanes per channel operating up to 1 Gbps per lane
Supports 18 bpp and 24-bpp DSI video packets with RGB666 and RGB888 formats
Suitable for 60-fps WUXGA 1920 × 1200 resolution at 18-bpp and 24-bpp color, 60 fps 1366 × 768 at 18 bpp and 24 bpp
FlatLink™ output configurable for single-link or dual-link LVDS
Supports single channel DSI to dual-link LVDS operating mode
LVDS output clock range of 25 MHz to 154 MHz in dual-link or single-link modes
LVDS pixel clock may be sourced from free-running continuous D-PHY clock or external reference clock (REFCLK)
1.8-V main V_CC power supply
Low power features include shutdown mode, reduced LVDS output voltage swing, common mode, and MIPI ultra-low power state (ULPS) support
LVDS channel swap, LVDS PIN order reverse feature for ease of PCB routing
ESD rating ±2 kV (HBM)
Packaged in 64-pin 5-mm × 5-mm nFBGA (ZXH)
Temperature range: –40°C to 85°C

Implements MIPI D-PHY version 1.00.00 physical layer front-end and display serial interface (DSI) version 1.02.00
Single channel DSI receiver configurable for one, two, three, or four D-PHY data lanes per channel operating up to 1 Gbps per lane
Supports 18 bpp and 24-bpp DSI video packets with RGB666 and RGB888 formats
Suitable for 60-fps WUXGA 1920 × 1200 resolution at 18-bpp and 24-bpp color, 60 fps 1366 × 768 at 18 bpp and 24 bpp
FlatLink™ output configurable for single-link or dual-link LVDS
Supports single channel DSI to dual-link LVDS operating mode
LVDS output clock range of 25 MHz to 154 MHz in dual-link or single-link modes
LVDS pixel clock may be sourced from free-running continuous D-PHY clock or external reference clock (REFCLK)
1.8-V main V_CC power supply
Low power features include shutdown mode, reduced LVDS output voltage swing, common mode, and MIPI ultra-low power state (ULPS) support
LVDS channel swap, LVDS PIN order reverse feature for ease of PCB routing
ESD rating ±2 kV (HBM)
Packaged in 64-pin 5-mm × 5-mm nFBGA (ZXH)
Temperature range: –40°C to 85°C

The SN65DSI84 DSI to FlatLink™ bridge features a single-channel MIPI® D-PHY receiver front-end configuration with 4 lanes per channel operating at 1 Gbps per lane; a maximum input bandwidth of 4 Gbps. The bridge decodes MIPI® DSI 18bpp RGB666 and 24 bpp RGB888 packets and converts the formatted video data stream to a FlatLink™ compatible LVDS output operating at pixel clocks operating from 25 MHz to 154 MHz, offering a Dual-Link LVDS, Single-Link LVDS interface with four data lanes per link.

The SN65DSI84 is well suited for WUXGA 1920 x 1200 at 60 frames per second, with up to 24 bits-per-pixel. Partial line buffering is implemented to accommodate the data stream mismatch between the DSI and LVDS interfaces.

Designed with industry compliant interface technology, the SN65DSI84 is compatible with a wide range of micro-processors, and is designed with a range of power management features including low-swing LVDS outputs, and the MIPI® defined ultra-low power state (ULPS) support.

The SN65DSI84 is implemented in a small outline 5x5mm nFBGA at 0.5 mm pitch package, and operates across a temperature range from -40°C to 85°C.

The SN65DSI84 DSI to FlatLink™ bridge features a single-channel MIPI® D-PHY receiver front-end configuration with 4 lanes per channel operating at 1 Gbps per lane; a maximum input bandwidth of 4 Gbps. The bridge decodes MIPI® DSI 18bpp RGB666 and 24 bpp RGB888 packets and converts the formatted video data stream to a FlatLink™ compatible LVDS output operating at pixel clocks operating from 25 MHz to 154 MHz, offering a Dual-Link LVDS, Single-Link LVDS interface with four data lanes per link.

The SN65DSI84 is well suited for WUXGA 1920 x 1200 at 60 frames per second, with up to 24 bits-per-pixel. Partial line buffering is implemented to accommodate the data stream mismatch between the DSI and LVDS interfaces.

Designed with industry compliant interface technology, the SN65DSI84 is compatible with a wide range of micro-processors, and is designed with a range of power management features including low-swing LVDS outputs, and the MIPI® defined ultra-low power state (ULPS) support.

The SN65DSI84 is implemented in a small outline 5x5mm nFBGA at 0.5 mm pitch package, and operates across a temperature range from -40°C to 85°C.

filter

Buscar otro/a Circuitos integrados HDMI, DisplayPort y MIPI

Descargar Ver vídeo con transcripción Video

Productos similares que pueden interesarle

open-in-new

Comparar alternativas

Misma funcionalidad con diferente configuración de pines que el dispositivo comparado

SN65DSI84-Q1

ACTIVO

Puente MIPI® DSI de canal único a LVDS de enlace doble de calidad automotriz Automotive grade with temperature range from –40°C to +125°C

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.

Ver todo 4

Documentación principal	Tipo	Título	Opciones de formato	Fecha
*	Hoja de datos	MIPI DSI Bridge to Flat Link LVDS Single Channel DSI to Dual-Link LVDS Bridge datasheet (Rev. H)	PDF \| HTML	11/11/2020
	Nota sobre la aplicación	Troubleshooting SN65DSI8x - Tips and Tricks		27/08/2018
	Nota sobre la aplicación	SN65DSI83, SN65DSI84, and SN65DSI85 Hardware Implementation Guide (Rev. A)		11/04/2013
	Nota sobre la aplicación	SN65DSI8x Video Configuration Guide and Configuration Tool Software Users Manual (Rev. B)		8/04/2013

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

SN65DSI85EVM — SN65DSI85 Módulo de evaluación de MIPI® DSI de doble canal a puente LVDS FlatLink™ de doble enlace

El módulo de evaluación SN65DSI85EVM (EVM) es una placa de circuito impreso (PCB) que ayuda a los clientes a implementar el dispositivo SN65DSI85 en el hardware del sistema. Este EVM puede utilizarse como diseño de referencia de hardware para cualquier implementación que utilice el dispositivo (...)

Guía del usuario: PDF

Productos y hardware compatibles

En inventario

Límite:

Inicie sesión para hacer un pedido

lock

Iniciar sesión para ver el inventario

??asset.out-of-stock-ti_es_MX??

No disponible

IDE, configuración, compilador o depurador

DSI-TUNER — Herramienta de software de configuración de video del sintonizador

La herramienta de configuración de video del sintonizador DSI genera la sincronización de video y los valores de registro de configuración necesarios para transferir los datos DSI al panel LVDS mediante el dispositivo de puente DSI a LVDS SN65DSI8x. El tiempo y los valores de (...)

Productos y hardware compatibles

Ver opciones

Modelo de simulación