DS100RT410
- Each Channel Independently Locks to
10.3125 Gbps - Lock Operation (Typically Under 15 ms)
- Low Latency (≈ 300 ps)
- Adaptive Equalization up to 34-dB Boost at 5 GHz
- Adjustable Transmit VOD: 600 to 1300
mVp-p - Adjustable Transmit De-emphasis to –12 dB
- Typical Power Dissipation (EQ+CDR+DE):
150 mW/channel - Programmable Output Polarity Inversion
- Input Signal Detection, CDR Lock Detection and
Indicator - On-chip Eye Monitor (EOM), PRBS Generator
- Single 2.5 V ±5% Power Supply
- SMBus and EEPROM Configuration Modes
- Operating Temperature Range of –40°C to 85°C
- WQFN 48-Pin, 7 mm × 7 mm Package
- Easy Pin Compatible Upgrade Between Repeater
and Retimers- DS100RT410 (EQ+CDR+DE): 10.3125 Gbps
- DS100DF410 (EQ+DFE+CDR+DE):
10.3125 Gbps - DS110RT410 (EQ+CDR+DE): 8.5 to
11.3 Gbps - DS110DF410 (EQ+DFE+CDR+DE): 8.5 to
11.3 Gbps - DS125RT410 (EQ+CDR+DE): 9.8 to
12.5 Gbps - DS125DF410 (EQ+DFE+CDR+DE):
9.8 to 12.5 Gbps - DS100BR410 (EQ+DE): Up to
10.3125 Gbps
The DS100RT410 is a four-channel retimer with integrated signal conditioning. Each channel can independently lock to 10.3125-Gbps data rate to support 10 GbE. The device includes a fully adaptive continuous-time linear equalizer (CTLE), clock and data recovery (CDR) and a transmit de-emphasis (DE) driver to enable data transmission over long, lossy and crosstalk-impaired highspeed serial links to achieve BER < 1 × 10–15. For channels with a high amount of crosstalk, the DS100DF410 should be used because it has self-calibrating 5-tap decision-feedback equalizer (DFE).
The programmable settings can be applied easily using the SMBus (I2C) interface, or they can be loaded through an external EEPROM. An on-chip eye monitor and a PRBS generator allow real-time measurement of high-speed serial data for system bring-up or field tuning. Flow-through pinout and single power supply make the DS100RT410 easy to use.
技術資料
| 上位の文書 | タイプ | タイトル | フォーマットオプション | 最新の英語版をダウンロード | 日付 | |
|---|---|---|---|---|---|---|
| * | データシート | DS100RT410 Low-Power 10-GbE Quad Channel Retimer データシート (Rev. A) | PDF | HTML | 2015/10/27 | ||
| アナログ デザイン ジャーナル | 2Q 2016 Analog Applications Journal Issue | 2016/04/26 | ||||
| アナログ デザイン ジャーナル | The intricacies of signal integrity in high-speed communications | 2016/04/26 | ||||
| アプリケーション・ノート | Understanding EEPROM Programming for 10G to 12.5G Retimers | PDF | HTML | 2016/01/13 | |||
| アプリケーション・ノート | Selecting TI SigCon Devices for SFF-8431 SFP+ Applications | 2014/05/06 |
設計と開発
その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。
DS100DF410EVK — DS100DF410EVK 評価ボード
The DS100DF410EVK evaluation board allows the user to examine the advanced signal conditioning capabilities of the DS100DF410 and DS100RT410 devices using SMAs. The board is controlled by a PC using a USB port and the SigCon Architect GUI.
In order to use the SigCon Architect GUI to control the (...)
| パッケージ | ピン数 | CAD シンボル、フットプリント、および 3D モデル |
|---|---|---|
| WQFN (RHS) | 48 | Ultra Librarian |
購入と品質
推奨製品には、この TI 製品に関連するパラメータ、評価基板、またはリファレンス デザインが存在する可能性があります。