DS34C86T
- CMOS Design for Low Power
- ±0.2V Sensitivity Over the Input Common Mode Voltage Range
- Typical Propagation Delays: 19 ns
- Typical Input Hysteresis: 60 mV
- Inputs Won't Load Line when VCC = 0V
- Meets the Requirements of EIA Standard RS-422
- TRI-STATE Outputs for System Bus Compatibility
- Available in Surface Mount
- Open Input Failsafe Feature, Output High for Open Input
All trademarks are the property of their respective owners.
The DS34C86T is a quad differential line receiver designed to meet the RS-422, RS-423, and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission, while retaining the low power characteristics of CMOS.
The DS34C86T has an input sensitivity of 200 mV over the common mode input voltage range of ±7V. Hysteresis is provided to improve noise margin and discourage output instability for slowly changing input waveforms.
The DS34C86T features internal pull-up and pull-down resistors which prevent output oscillation on unused channels.
Separate enable pins allow independent control of receiver pairs. The TRI-STATE outputs have 6 mA source and sink capability. The DS34C86T is pin compatible with the DS3486.
技術資料
| 上位の文書 | タイプ | タイトル | フォーマットオプション | 最新の英語版をダウンロード | 日付 | |
|---|---|---|---|---|---|---|
| * | データシート | DS34C86T Quad CMOS Differential Line Receiver データシート (Rev. C) | 2013/04/15 | |||
| アプリケーション・ノート | AN-903 A Comparison of Differential Termination Techniques (Rev. B) | 2013/04/26 |
設計と開発
その他のアイテムや必要なリソースを参照するには、以下のタイトルをクリックして詳細ページをご覧ください。
| パッケージ | ピン数 | CAD シンボル、フットプリント、および 3D モデル |
|---|---|---|
| SOIC (D) | 16 | Ultra Librarian |