パッケージ情報
| パッケージ | ピン数 TSSOP (PW) | 24 |
| 動作温度範囲 (℃) -40 to 85 |
| パッケージ数量 | キャリア 61 | TUBE |
DS92CK16 の特徴
- Master/Slave clock selection in a backplane application
- 125 MHz operation (typical)
- 100 ps duty cycle distortion (typical)
- 50 ps channel to channel skew (typical)
- 3.3V power supply design
- Glitch-free power on at CLKI/O pins
- Low Power design (20 mA @ 3.3V static)
- Accepts small swing (300 mV typical) differential signal levels
- Industrial temperature operating range (-40°C to +85°C)
- Available in 24-pin TSSOP Packaging
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
DS92CK16 に関する概要
The DS92CK16 1 to 6 Clock Buffer/Bus Transceiver is a one to six CMOS differential clock distribution device utilizing Bus Low Voltage Differential Signaling (BLVDS) technology. This clock distribution device is designed for applications requiring ultra low power dissipation, low noise, and high data rates. The BLVDS side is a transceiver with a separate channel acting as a return/source clock.
The DS92CK16 accepts LVDS (300 mV typical) differential input levels, and translates them to 3V CMOS output levels. An output enable pin OE# , when high, forces all CLKOUT pins high.
The device can be used as a source synchronous driver. The selection of the source driving is controlled by the CrdCLKIN and DE# pins. This device can be the master clock, driving the inputs of other clock I/O pins in a multipoint environment. Easy master/slave clock selection is achieved along a backplane.