CDCLVP2106

활성

저지터, 듀얼 1:6 범용-To-LVPECL 버퍼

지금 주문하기

데이터 시트

document-pdfAcrobat CDCLVP2106 12-LVPECL Output, High-Performance Clock Buffer datasheet (Rev. B) (영어) PDF | HTML

CDCLVP2106

활성

지금 주문하기

제품 상세 정보

Number of outputs

12

Additive RMS jitter (typ) (fs)

124

Core supply voltage (V)

2.5, 3.3

Output supply voltage (V)

2.5, 3.3

Output skew (ps)

20

Operating temperature range (°C)

-40 to 85

Rating

Catalog

Output type

LVPECL

Input type

LVCMOS, LVDS, LVPECL

Number of outputs

12

Additive RMS jitter (typ) (fs)

124

Core supply voltage (V)

2.5, 3.3

Output supply voltage (V)

2.5, 3.3

Output skew (ps)

20

Operating temperature range (°C)

-40 to 85

Rating

Catalog

Output type

LVPECL

Input type

LVCMOS, LVDS, LVPECL

VQFN (RHA)

40

36 mm² (6 mm × 6 mm)

Dual 1:6 Differential Buffer
Two Clock Inputs
Universal Inputs Can Accept LVPECL, LVDS,
LVCMOS/LVTTL
12 LVPECL Outputs
Maximum Clock Frequency: 2 GHz
Maximum Core Current Consumption: 92 mA
Very Low Additive Jitter: <100 fs,
RMS in 10-kHz to 20-MHz Offset Range
2.375-V to 3.6-V Device Power Supply
Maximum Propagation Delay: 550 ps
Maximum Within Bank Output Skew: 20 ps
LVPECL Reference Voltage, V_{AC_REF},
Available for Capacitive-Coupled Inputs
Industrial Temperature Range: –40°C
to +85°C
Supports 105°C PCB Temperature (Measured
with a Thermal Pad)
Available in 6-mm × 6-mm, 40-Pin VQFN
(RHA) Package
ESD Protection Exceeds 2000 V (HBM)

Dual 1:6 Differential Buffer
Two Clock Inputs
Universal Inputs Can Accept LVPECL, LVDS,
LVCMOS/LVTTL
12 LVPECL Outputs
Maximum Clock Frequency: 2 GHz
Maximum Core Current Consumption: 92 mA
Very Low Additive Jitter: <100 fs,
RMS in 10-kHz to 20-MHz Offset Range
2.375-V to 3.6-V Device Power Supply
Maximum Propagation Delay: 550 ps
Maximum Within Bank Output Skew: 20 ps
LVPECL Reference Voltage, V_{AC_REF},
Available for Capacitive-Coupled Inputs
Industrial Temperature Range: –40°C
to +85°C
Supports 105°C PCB Temperature (Measured
with a Thermal Pad)
Available in 6-mm × 6-mm, 40-Pin VQFN
(RHA) Package
ESD Protection Exceeds 2000 V (HBM)

The CDCLVP2106 is a highly versatile, low additive jitter buffer that can generate 12 copies of LVPECL clock outputs from two LVPECL, LVDS, or LVCMOS inputs for a variety of communication applications. It has a maximum clock frequency up to 2 GHz. Each buffer block consists of one input that feeds two LVPECL outputs. The overall additive jitter performance is less than 0.1 ps, RMS from 10 kHz to 20 MHz, and overall output skew is as low as 20 ps, making the device a perfect choice for use in demanding applications.

The CDCLVP2106 clock buffer distributes two clock inputs (IN0, IN1) to 12 pairs of differential LVPECL clock outputs (OUT0, OUT11) with minimum skew for clock distribution. Each buffer block consists of one input that feeds two LVPECL clock outputs. The inputs can be LVPECL, LVDS, or LVCMOS/LVTTL.

The CDCLVP2106 is specifically designed for driving 50-Ω transmission lines. When driving the inputs in single-ended mode, the LVPECL bias voltage (V_{AC_REF}) should be applied to the unused negative input pin. However, for high-speed performance up to 2 GHz, differential mode is strongly recommended.

The CDCLVP2106 is characterized for operation from –40°C to +85°C and is available in a 6-mm × 6-mm, VQFN-40 package.

The CDCLVP2106 is a highly versatile, low additive jitter buffer that can generate 12 copies of LVPECL clock outputs from two LVPECL, LVDS, or LVCMOS inputs for a variety of communication applications. It has a maximum clock frequency up to 2 GHz. Each buffer block consists of one input that feeds two LVPECL outputs. The overall additive jitter performance is less than 0.1 ps, RMS from 10 kHz to 20 MHz, and overall output skew is as low as 20 ps, making the device a perfect choice for use in demanding applications.

The CDCLVP2106 clock buffer distributes two clock inputs (IN0, IN1) to 12 pairs of differential LVPECL clock outputs (OUT0, OUT11) with minimum skew for clock distribution. Each buffer block consists of one input that feeds two LVPECL clock outputs. The inputs can be LVPECL, LVDS, or LVCMOS/LVTTL.

The CDCLVP2106 is specifically designed for driving 50-Ω transmission lines. When driving the inputs in single-ended mode, the LVPECL bias voltage (V_{AC_REF}) should be applied to the unused negative input pin. However, for high-speed performance up to 2 GHz, differential mode is strongly recommended.

The CDCLVP2106 is characterized for operation from –40°C to +85°C and is available in a 6-mm × 6-mm, VQFN-40 package.

filter

기타 클록 버퍼 찾기

다운로드 스크립트와 함께 비디오 보기 비디오

관심 가지실만한 유사 제품

open-in-new

대안 비교

비교 대상 장치와 유사한 기능.

LMK1D2106

활성

듀얼 뱅크 6채널 출력 1.8V, 2.5V 및 3.3V LVDS 버퍼 Same pinout with wider supported voltage range. LVPECL vs LVDS

LMK00301

활성

3GHz, 10개 출력의 차동 팬아웃 버퍼/레벨 변환기 Ultra low additive jitter,1:10 universal differential buffer that can support LVPECL

기술 자료

검색된 결과가 없습니다. 검색어를 지우고 다시 시도하세요.

1개 모두 보기

상위 문서	유형	직함	형식 옵션	최신 영어 버전 다운로드		날짜
*	데이터 시트	CDCLVP2106 12-LVPECL Output, High-Performance Clock Buffer datasheet (Rev. B)	PDF \| HTML		2013. 10. 25

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

평가 보드

CDCLVP2106EVM — CDCLVP2106 평가 모듈

The CDCLVP2106 is a high-performance, low additive phase noise clock buffer. It has two universal input buffers that support either single-ended or differential clock input. Each input feeds a bank of six LVPECL outputs. The device also features on-chip bias generators that can provide the (...)

사용 설명서: PDF

지원되는 제품 및 하드웨어

재고 있음

제한:

주문하려면 로그인

lock

재고를 보려면 로그인

??asset.out-of-stock-ti_ko_KR??

이용할 수 없음

시뮬레이션 모델