CLC001
- Adjustable output amplitude
- Differential input and output
- Accepts LVPECL or LVDS input swings
- Low power dissipation
- Single +3.3V supply
The CLC001 is a monolithic, high-speed cable driver designed for use in SMPTE 259M serial digital video and ITU-T G.703 serial digital data transmission applications. The CLC001 drives 75
transmission lines (Belden 8281 or equivalent) at data rates up to 622 Mbps. Controlled output rise and fall times (400 ps typical) minimize transition-induced jitter. The output voltage swing is adjustable from 800 mVp-p to 1.0 Vp-p using an external resistor.
The CLC001's output stage consumes less power than other designs. The differential inputs accept LVDS signal levels, LVPECL levels directly or PECL with attenuation networks.
All these make the CLC001 an excellent general purpose high speed driver for high-speed, long distance data transmission applications.
The CLC001 is powered from a single +3.3V supply and comes in a small 8-pin SOIC package.
Key Specifications
- 400 ps rise and fall times
- Data rates to 622 Mbps
- 100 mV differential input threshold
- Low residual jitter
기술 자료
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 |
|---|---|---|---|---|---|
| * | 데이터 시트 | CLC001 Serial Digital Cable Driver with Adjustable Outputs datasheet (Rev. B) | 2006. 2. 15 | ||
| 애플리케이션 노트 | AN-2145 Power Considerations for SDI Products (Rev. B) | 2013. 4. 26 | |||
| 애플리케이션 노트 | AN-2146 Power Design for SDI and Other Noise-Sensitive Devices (Rev. A) | 2013. 4. 26 | |||
| 애플리케이션 노트 | AN-1943 Understanding Serial Digital Video Bit Rates (Rev. A) | 2013. 4. 26 | |||
| 애플리케이션 노트 | AN-2059 Replacing the CLC001 Cable Driver with the LMH0001 (Rev. B) | 2013. 4. 26 | |||
| 애플리케이션 노트 | High-Speed Board Layout Challenges in FPGA/SDI Sub-Systems | 2009. 11. 12 | |||
| 백서 | Hundreds of Megabits @ Hundreds of Meters: Extend the Transmis Length for LVDS | 2004. 9. 1 | |||
| 애플리케이션 노트 | 3.3V Cable Driver And Equalizer Drive Mega-Bits @ Many Meters | 2003. 3. 6 | |||
| 백서 | Making the Most of Your LVDS - 5 Tips for Buffering Signal Integrity Headaches | 2001. 8. 1 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| SOIC (D) | 8 | Ultra Librarian |