DS90UH981-Q1
- Single or dual port MIPI DSI receiver
- Compliant to D-PHY v1.2 and DSI v1.3.1
- Packed 16/18/24/30-bit RGB and 16-bit YCbCr
- Loosely packed 18-bit RGB and 20-bit 4:2:2
- 1 clock lane and 1-4 configurable data lanes per D-PHY Port
- Up to 2.5 Gbps/lane with skew calibration
- Supports data lane swap and polarity inversion
- Supports both burst and non-burst mode
- SuperFrame Unpacking Capability
- Suitable for 4K at 60Hz video resolution
- FPD-Link IV interface
- Supports 10.8/6.75/3.375Gbps per channel; Up to 21.6Gbps over dual channels
- Coax/STP interconnect support
- Port Splitting to enable Y-cable interfaces
- Ultra-low latency control channel
- Two I2C up to 1MHz (up to 3.4MHz for local bus access)
- High speed GPIOs
- Backwards compatible
- Integrated HDCP v1.4 with on-chip keys
- 720P 92x and 1080P/2K 94x product families
- ADAS 936, 954, 960, 962, 9702, 9722 deserializers
- Security and diagnostics
- Voltage and temperature monitoring
- Line Fault Detection
- BIST and pattern generation
- CRC and error diagnostics
- Unique ID for counterfeit protection
- ECC on control bits
- Advanced link robustness and EMC control
- Data scrambling
- Spread spectrum clocking generation (SSCG)
- Low power operation
- 1.8V and 1.1V dual power supply
- AEC-Q100 qualified for automotive applications
- AEC-Q100 grade-level 2: −40℃ to +105℃
- 64 pin QFN Wettable flanks 9mm x 9mm
- ISO 10605 and IEC 61000-4-2 ESD compliant
DS90UH981-Q1 is a MIPI DSI to FPD-Link III/IV bridge device. In conjunction with an FPD-Link IV deserializer, the chipset provides a high-speed serialized interface over low-cost 50Ω coax or STP cables. The DS90UH981-Q1 is a D-PHY v1.2 compliant device that serializes a MIPI DSI input supporting video resolutions including 4K with 30-bit color depth. The FPD-Link IV interface supports video and audio data transmission and full duplex control, including I2C and GPIO data over a single channel or dual channels. Consolidation of video data and control over two FPD-Link IV lanes reduces the interconnect size and weight and simplifies system design. EMI is minimized by the use of low voltage differential signaling, data scrambling, SSCG, and randomization. In backward compatible mode, the devices supports up to 720p and 1080p resolutions with 24-bit color depth over a single/dual link as well as HDCP v1.4 support when paired with an HDCP-capable deserializer. In ADAS compatible mode, the device is interoperable with 936, 95x, 96x & 97x deserializers supporting resolutions up to 8MP+/40fps.
추가 정보 요청
전체 데이터시트 및 추가 리소스가 제공됩니다. 지금 요청
기술 자료
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 |
|---|---|---|---|---|---|
| * | 데이터 시트 | DS90UH981-Q1 4K DSI to FPD-Link IV Bridge Serializer With HDCP datasheet | PDF | HTML | 2024. 2. 22 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
DS90UH981-Q1EVM — DS90UH981-Q1 DSI-FPD-Link IV 브리지 시리얼라이저 평가 모듈
DS90UH981-Q1MEVM — DS90UH981-Q1 DSI-FPD-Link IV 브리지 시리얼라이저 평가 모듈
ALP-PROFILE-UPDATE — Analog LaunchPad Profile Update Software
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| VQFNP (RTD) | 64 | Ultra Librarian |
주문 및 품질
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.