DS92LV2411
- 24-Bit Data, 3–Bit Control, 5 to 50 MHz Clock
- Application Payloads up to 1.2 Gbps
- AC Coupled Interconnects: STP up to 10 m or
Coax 20+m - 1.8 V or 3.3 V Compatible LVCMOS I/O Interface
- Integrated Terminations on Ser and Des
- AT-SPEED BIST Mode and Reporting Pin
- Configurable by Pins or I2C Compatible Serial
Control Bus - Power Down Mode Minimizes Power Dissipation
- >8 kV HBM ESD Rating
- SERIALIZER — DS92LV2411
- Supports Spread Spectrum Clocking (SSC) on
Inputs - Data Scrambler for Reduced EMI
- DC-Balance Encoder for AC Coupling
- Selectable Output VOD and Adjustable
De-emphasis
- Supports Spread Spectrum Clocking (SSC) on
- DESERIALIZER — DS92LV2412
- Random Data Lock; no Reference Clock
Required - Adjustable Input Receiver Equalization
- LOCK (Real Time Link Status) Reporting Pin
- Selectable Spread Spectrum Clock Generation
(SSCG) and Output Slew Rate Control (OS) to
Reduce EMI
- Random Data Lock; no Reference Clock
The DS92LV2411 (Serializer) and DS92LV2412 (Deserializer) chipset translates a parallel 24–bit LVCMOS data interface into a single high-speed CML serial interface with embedded clock information. This single serial stream eliminates skew issues between clock and data, reduces connector size and interconnect cost for transferring a 24-bit, or less, bus over FR-4 printed circuit board backplanes, differential or coax cables.
In addition to the 24-bit data bus interface, the DS92LV2411/12 also features a 3-bit control bus for slow speed signals. This allows implementing video and display applications with up to 24–bits per pixel (RGB888).
Programmable transmit de-emphasis, receive equalization, on-chip scrambling and DC balancing enables long distance transmission over lossy cables and backplanes. The DS92LV2412 automatically locks to incoming data without an external reference clock or special sync patterns, providing easy “plug-and-go” or “hot plug” operation. EMI is minimized by the use of low voltage differential signaling, receiver drive strength control, and spread spectrum clocking capability.
The DS92LV2411/12 chipset is programmable though an I2C interface as well as through Pins. A built-in AT-SPEED BIST feature validates link integrity and may be used for system diagnostics.
The DS92LV2411 is offered in a 48-Pin WQFN and the DS92LV2412 is offered in a 60-Pin WQFN package. Both devices operate over the full industrial temperature range of –40°C to +85°C.
기술 자료
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 |
|---|---|---|---|---|---|
| * | 데이터 시트 | DS92LV241x 5 to 50 MHz 24-Bit Channel Link II Serializer And Deserializer datasheet (Rev. E) | PDF | HTML | 2015. 2. 9 | |
| 애플리케이션 노트 | High-Speed Layout Guidelines for Reducing EMI for LVDS SerDes Designs | 2018. 11. 9 | |||
| 애플리케이션 노트 | DS15BA101 & DS15EA101 Enable Long Reach Applications for Embedded Clock SER/DES (Rev. E) | 2013. 4. 29 | |||
| 사용 설명서 | LV24EVK01 Channel Link II Ser/Des Evaluation Kit User Guide | 2012. 1. 25 | |||
| 설계 가이드 | Channel Link II Design Guide | 2011. 1. 21 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| WQFN (RHS) | 48 | Ultra Librarian |
주문 및 품질
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.