SN65LVDM1677

마지막 구매

16채널 LVDM 트랜시버

SN65LVDM1677은(는) 단종 과정에 있습니다.
이 제품은 단종이 진행 중인 제품입니다. 새로운 설계는 대체 제품을 고려해야 합니다.
open-in-new 대안 비교
비교 대상 장치와 유사한 기능
SN65LVDM176 활성 반이중 LVDM 트랜시버 Less channels (1T/1R), Higher speed 400 Mbps

제품 상세 정보

Function Transceiver Protocols LVDM, LVDS Number of transmitters 16 Number of receivers 16 Supply voltage (V) 3.3 Signaling rate (Mbps) 200 Input signal LVDM, LVTTL Output signal LVDM, LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
Function Transceiver Protocols LVDM, LVDS Number of transmitters 16 Number of receivers 16 Supply voltage (V) 3.3 Signaling rate (Mbps) 200 Input signal LVDM, LVTTL Output signal LVDM, LVTTL Rating Catalog Operating temperature range (°C) -40 to 85
TSSOP (DGG) 64 137.7 mm² 17 x 8.1
  • Sixteen Low-Voltage Differential Transceivers. Designed for Signaling Rates up to 200 Mbps per Receiver or 650 Mbps per Transmitter.
  • Simplex (Point-to-Point) or Half-Duplex (Multipoint) Interface
  • Typical Differential Output Voltage of 340 mV Into a 50- Line Termination on 'LVDM1677 Product
  • Propagation Delay Time:
    • Driver: 2.5 ns Typ
    • Receiver: 3 ns Typ
  • Driver is High Impedance When Disabled or With VCC < 1.5 V for Power Up/Down Glitch-Free Performance and Hot-Plugging Events
  • Bus-Terminal ESD Protection Exceeds 12 kV
  • Low-Voltage TTL (LVTTL) Logic Input Levels Are 5-V Tolerant
  • Packaged in Thin Shrink Small-Outline Package With 20 mil Terminal Pitch

  • Sixteen Low-Voltage Differential Transceivers. Designed for Signaling Rates up to 200 Mbps per Receiver or 650 Mbps per Transmitter.
  • Simplex (Point-to-Point) or Half-Duplex (Multipoint) Interface
  • Typical Differential Output Voltage of 340 mV Into a 50- Line Termination on 'LVDM1677 Product
  • Propagation Delay Time:
    • Driver: 2.5 ns Typ
    • Receiver: 3 ns Typ
  • Driver is High Impedance When Disabled or With VCC < 1.5 V for Power Up/Down Glitch-Free Performance and Hot-Plugging Events
  • Bus-Terminal ESD Protection Exceeds 12 kV
  • Low-Voltage TTL (LVTTL) Logic Input Levels Are 5-V Tolerant
  • Packaged in Thin Shrink Small-Outline Package With 20 mil Terminal Pitch

The SN65LVDM1676 and SN65LVDM1677 (integrated termination) are sixteen differential line transmitters or receivers (tranceivers) that use low-voltage differential signaling (LVDS) to achieve signaling rates up to 200 Mbps per transceiver configured as a receiver and up to 650 Mbps per transceiver configured as a transmitter. These products are similar to TIA/EIA-644 standard compliant devices (SN65LVDS) counterparts except that the output current of the drivers are doubled. This modification provides a minimum differential output voltage magnitude of 247 mV into a 50- load and allows double-terminated lines and half-duplex operation. The receivers detect a voltage difference of 100 mV with up to 1 V of ground potential difference between a transmitter and receiver.

The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100 . The transmission media may be printed-circuit board traces, backplanes, or cables. The large number of transceivers integrated into the same substrate along with the low pulse skew of balanced signaling, allows extremely precise timing alignment of clock and data for synchronous parallel data transfers. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.)

The SN65LVDM1676 and SN65LVDM1677 are characterized for operation from -40°C to 85°C.

The SN65LVDM1676 and SN65LVDM1677 (integrated termination) are sixteen differential line transmitters or receivers (tranceivers) that use low-voltage differential signaling (LVDS) to achieve signaling rates up to 200 Mbps per transceiver configured as a receiver and up to 650 Mbps per transceiver configured as a transmitter. These products are similar to TIA/EIA-644 standard compliant devices (SN65LVDS) counterparts except that the output current of the drivers are doubled. This modification provides a minimum differential output voltage magnitude of 247 mV into a 50- load and allows double-terminated lines and half-duplex operation. The receivers detect a voltage difference of 100 mV with up to 1 V of ground potential difference between a transmitter and receiver.

The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100 . The transmission media may be printed-circuit board traces, backplanes, or cables. The large number of transceivers integrated into the same substrate along with the low pulse skew of balanced signaling, allows extremely precise timing alignment of clock and data for synchronous parallel data transfers. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.)

The SN65LVDM1676 and SN65LVDM1677 are characterized for operation from -40°C to 85°C.

다운로드

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하세요.
1개 모두 보기
상위 문서 유형 직함 형식 옵션 날짜
* Data sheet High-Speed Differential Line Transceivers datasheet (Rev. D) 2007/06/14

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치