SN65LVDS1
- Meets or Exceeds the ANSI TIA/EIA-644 Standard
- Designed for Signaling Rates (1) up to:
- 630Mbps for Drivers
- 400Mbps for Receivers
- Operates From a 2.4V to 3.6V Supply
- Available in SOT-23 and SOIC Packages
- Bus-Terminal ESD Exceeds 9kV
- Low-Voltage Differential Signaling With Typical Output Voltages of 350mV Into a 100Ω Load
- Propagation Delay Times
- 1.7ns Typical Driver
- 2.5ns Typical Receiver
- Power Dissipation at 200MHz
- 25mW Typical Driver
- 60mW Typical Receiver
- LVDT Receiver Includes Line Termination
- Low Voltage TTL (LVTTL) Level Driver Input Is 5V Tolerant
- Driver Is Output High-Impedance with VCC < 1.5V
- Receiver Output and Inputs are High-Impedance With VCC < 1.5V
- Receiver Open-Circuit Fail Safe
- Differential Input Voltage Threshold Less Than 100mV
(1)The signaling rate of a line, is the number of voltage transitions that are made per second expressed in the units bps (bits per second)
The SN65LVDS1, SN65LVDS2, and SN65LVDT2 devices are single, low-voltage, differential line drivers and receivers in the small-outline transistor package. The outputs comply with the TIA/EIA-644 standard and provide a minimum differential output voltage magnitude of 247mV into a 100Ω load at signaling rates up to 630Mbps for drivers and 400Mbps for receivers.
When the SN65LVDS1 device is used with an LVDS receiver (such as the SN65LVDT2) in a point-to-point connection, data or clocking signals can be transmitted over printed-circuit board traces or cables at very high rates with very low electromagnetic emissions and power consumption. The packaging, low power, low EMI, high ESD tolerance, and wide supply voltage range make the device ideal for battery-powered applications.
The SN65LVDS1, SN65LVDS2, and SN65LVDT2 devices are characterized for operation from –40°C to 85°C.
관심 가지실만한 유사 제품
비교 대상 장치와 유사한 기능.
기술 자료
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 | |
|---|---|---|---|---|---|---|
| * | 데이터 시트 | SN65LVDxx High-Speed Differential Line Drivers and Receivers datasheet (Rev. M) | PDF | HTML | 2024. 3. 1 | ||
| Application brief | How to Use a 3.3-V LVDS Buffer as a Low-Voltage LVDS Driver | 2019. 1. 9 | ||||
| Application brief | How to Support 1.8-V Signals Using a 3.3-V LVDS Driver/Receiver + Level-Shifter | 2018. 12. 28 | ||||
| Application brief | LVDS to Improve EMC in Motor Drives | 2018. 9. 27 | ||||
| Application brief | How Far, How Fast Can You Operate LVDS Drivers and Receivers? | 2018. 8. 3 | ||||
| Application brief | How to Terminate LVDS Connections with DC and AC Coupling | 2018. 5. 16 | ||||
| 애플리케이션 노트 | An Overview of LVDS Technology | 1998. 10. 5 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| SOT-23 (DBV) | 5 | Ultra Librarian |
| SOIC (D) | 8 | Ultra Librarian |
주문 및 품질
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.