SN65MLVD047A

활성

멀티포인트 - LVDS 쿼드 차동 라인 드라이버

제품 상세 정보

Function Driver Protocols M-LVDS Number of transmitters 4 Number of receivers 0 Signaling rate (Mbps) 200 Input signal LVTTL Output signal M-LVDS Rating Catalog Operating temperature range (°C) -40 to 85
Function Driver Protocols M-LVDS Number of transmitters 4 Number of receivers 0 Signaling rate (Mbps) 200 Input signal LVTTL Output signal M-LVDS Rating Catalog Operating temperature range (°C) -40 to 85
TSSOP (PW) 16 32 mm² (5 mm × 6.4 mm) SOIC (D) 16 59.4 mm² (9.9 mm × 6 mm)
  • Differential line drivers for 30Ω to 55Ω loads and data rates(1) up to 200Mbps, clock frequencies up to 100MHz
  • Supports multipoint bus architectures
  • Operates from a single 3.3V supply
  • Characterized for operation from –40°C to 85°C
  • 16-pin SOIC (JEDEC MS-012) and 16-pin TSSOP (JEDEC MS-153) packaging

(1)The data rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

  • Differential line drivers for 30Ω to 55Ω loads and data rates(1) up to 200Mbps, clock frequencies up to 100MHz
  • Supports multipoint bus architectures
  • Operates from a single 3.3V supply
  • Characterized for operation from –40°C to 85°C
  • 16-pin SOIC (JEDEC MS-012) and 16-pin TSSOP (JEDEC MS-153) packaging

(1)The data rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).

The SN65MLVD047A is a quadruple line driver that complies with the TIA/EIA-899 standard, Electrical Characteristics of Multipoint-Low-Voltage Differential Signaling (M−LVDS). The output current of this M−LVDS device has been increased, in comparison to standard LVDS compliant devices, in order to support doubly terminated transmission lines and heavily loaded backplane bus applications. Backplane applications generally require impedance matching termination resistors at both ends of the bus. The effective impedance of a doubly terminated bus can be as low as 30Ω due to the bus terminations, as well as the capacitive load of bus interface devices. SN65MLVD047A drivers allow for operation with loads as low as 30Ω. The SN65MLVD047A devices allow for multiple drivers to be present on a single bus. SN65MLVD047A drivers are high impedance when disabled or unpowered. Driver edge rate control is incorporated to support operation. The M−LVDS standard allows up to 32 nodes (drivers and/or receivers) to be connected to the same media in a backplane when multiple bus stubs are expected from the main transmission line to interface devices. The SN65MLVD047A provides 9kV ESD protection on all bus pins.

The SN65MLVD047A is a quadruple line driver that complies with the TIA/EIA-899 standard, Electrical Characteristics of Multipoint-Low-Voltage Differential Signaling (M−LVDS). The output current of this M−LVDS device has been increased, in comparison to standard LVDS compliant devices, in order to support doubly terminated transmission lines and heavily loaded backplane bus applications. Backplane applications generally require impedance matching termination resistors at both ends of the bus. The effective impedance of a doubly terminated bus can be as low as 30Ω due to the bus terminations, as well as the capacitive load of bus interface devices. SN65MLVD047A drivers allow for operation with loads as low as 30Ω. The SN65MLVD047A devices allow for multiple drivers to be present on a single bus. SN65MLVD047A drivers are high impedance when disabled or unpowered. Driver edge rate control is incorporated to support operation. The M−LVDS standard allows up to 32 nodes (drivers and/or receivers) to be connected to the same media in a backplane when multiple bus stubs are expected from the main transmission line to interface devices. The SN65MLVD047A provides 9kV ESD protection on all bus pins.

다운로드 스크립트와 함께 비디오 보기 비디오

관심 가지실만한 유사 제품

open-in-new 대안 비교
비교 대상 장치와 유사한 기능.
SN65MLVD048 활성 4채널 M-LVDS 리시버 Receiver variant

기술 자료

검색된 결과가 없습니다. 검색어를 지우고 다시 시도하세요.
4개 모두 보기
상위 문서 유형 직함 형식 옵션 최신 영어 버전 다운로드 날짜
* 데이터 시트 SN65MLVD047A Multipoint-LVDS Quad Differential Line Driver datasheet (Rev. B) PDF | HTML 2024. 3. 5
애플리케이션 노트 An Introduction to M-LVDS and Clock and Data Distribution Applications (Rev. C) PDF | HTML 2023. 6. 22
Application brief How Far, How Fast Can You Operate MLVDS? 2018. 8. 6
애플리케이션 노트 SPI-Based Data Acquisition/Monitor Using the TLC2551 Serial ADC (Rev. A) 2001. 11. 20

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

패키지 CAD 기호, 풋프린트 및 3D 모델
TSSOP (PW) 16 Ultra Librarian
SOIC (D) 16 Ultra Librarian

주문 및 품질

권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상