TSER4905
- Single or dual port MIPI DSI receiver
- Compliant to D-PHY v1.2 and DSI v1.3.1
- Packed 16/18/24/30-bit RGB and 16-bit YCbCr
- Loosely packed 18-bit RGB and 20-bit 4:2:2
- 1 clock lane and 1-4 configurable data lanes per D-PHY Port
- Up to 2.5 Gbps/lane with skew calibration
- Supports data lane swap and polarity inversion
- Supports both burst and non-burst mode
- SuperFrame Unpacking Capability
- Suitable for 4K @ 60 Hz video resolution
- V 3Link
Enhanced Video interface
- Supports 10.8/6.75/3.375 Gbps per channel; Up to 21.6 Gbps over dual channels
- Coax/STP interconnect support
- Port Splitting to enable Y-cable interfaces
- Ultra-low latency control channel
- Two I2C up to 1MHz (up to 3.4 MHz for local bus access)
- High speed GPIOs
- Compatibility
- V 3Link Video and V 3Link Enhanced Video product families
- V 3Link Vision product family
- Security and diagnostics
- Voltage and temperature monitoring
- Line Fault Detection
- BIST and pattern generation
- CRC and error diagnostics
- Unique ID for counterfeit protection
- ECC on control bits
- Advanced link robustness and EMC control
- Data scrambling
- Spread spectrum clocking generation (SSCG)
- Low power operation
- 1.8-V and 1.1-V dual power supply
- Qualifications
- ISO 10605 and IEC 61000-4-2 ESD compliant
- 64 pin QFN Wettable flanks 9 mm x 9 mm
- Temperature Range: −20℃ to +85℃
TSER4905 is a MIPI DSI to V 3Link bridge device. In conjunction with an V 3Link deserializer, the chipset provides a high-speed serialized interface over low-cost 50Ω coax or STP cables. The TSER4905 is a D-PHY v1.2 compliant device that serializes a MIPI DSI input supporting video resolutions including 4K with 30-bit color depth. The V 3Link interface supports video and audio data transmission and full duplex control, including I2C and GPIO data over a single channel or dual channels. Consolidation of video data and control over two V 3Link lanes reduces the interconnect size and weight and simplifies system design. EMI is minimized by the use of low voltage differential signaling, data scrambling, SSCG, and randomization. This device can operate either in V 3Link Mode or V 3Link Enhanced Video Mode. In V 3Link Enhanced Video Mode, the device supports V 3Link Enhanced Video output over a single coax/STP cable operating up to 10.8 Gbps line rate or Dual Coax/STP cable operating up to 21.6 Gbps line rate, supporting 4K+ resolutions. In V 3Link mode, the devices supports up to 720p and 1080p resolutions with 24-bit color depth over a single/dual link. In Vision compatible mode, the device is interoperable with V 3Link Vision deserializers supporting resolutions up to 8MP+/40fps.
추가 정보 요청
전체 데이터 시트를 사용할 수 있습니다. 지금 요청
기술 자료
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 | |
|---|---|---|---|---|---|---|
| * | 데이터 시트 | TSER4905 4K DSI to V3Link Bridge Serializer datasheet | PDF | HTML | 2022. 9. 28 | ||
| 인증서 | TSER4905EVM EU RoHS Declaration of Conformity (DoC) | 2022. 9. 15 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
ALP — Analog LaunchPad Framework Utility
ALP-PROFILE-UPDATE — Analog LaunchPad Profile Update Software
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| VQFNP (RTD) | 64 | Ultra Librarian |
주문 및 품질
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.