ADC12DJ3200QML-SP
- ADC core:
- 12-Bit resolution
- Up to 6.4 GSPS in single-channel mode
- Up to 3.2 GSPS in dual-channel mode
- Noise floor (no signal, VFS = 1 VPP-DIFF):
- Dual-channel mode: –149.5 dBFS/Hz
- Single-channel mode: –152.4 dBFS/Hz
- Peak noise power ratio (NPR): 45.4 dB
- Buffered analog inputs with VCMI of 0 V:
- Analog input bandwidth (–3 dB): 7 GHz
- Usable input frequency range: >10 GHz
- Full-scale input voltage (VFS, default): 0.8 VPP
- Noiseless aperture delay (tAD) adjustment:
- Precise sampling control: 19-fs step size
- Temperature and voltage invariant delays
- Easy-to-use synchronization features
- Automatic SYSREF timing calibration
- Timestamp for sample marking
- JESD204B subclass-1 compliant interface:
- Maximum lane rate: 12.8 Gbps
- Up to 16 lanes allows reduced lane rate
- Digital down-converters in dual-channel mode:
- Real output: DDC bypass or 2x decimation
- Complex output: 4x, 8x, or 16x decimation
- Radiation performance:
- Total Ionizing Dose (TID): 300 krad (Si)
- Single Event Latchup (SEL): 120 MeV-cm2/mg
- Single Event Upset (SEU) immune registers
- Power consumption: 3 W
The ADC12DJ3200QML-SP device is an RF-sampling, giga-sample, analog-to-digital converter (ADC) that can directly sample input frequencies from dc to above 10 GHz. In dual-channel mode, the ADC12DJ3200QML-SP can sample up to 3200 MSPS. In single-channel mode, the device can sample up to 6400 MSPS. Programmable tradeoffs in channel count (dual-channel mode) and Nyquist bandwidth (single-channel mode) allow development of flexible hardware that meets the needs of both high channel count or wide instantaneous signal bandwidth applications. Full-power input bandwidth (–3 dB) of 7 GHz, with usable frequencies exceeding the –3-dB point in both dual- and single-channel modes, allows direct RF sampling of L-band, S-band, C-band, and X-band for frequency agile systems.
The ADC12DJ3200QML-SP uses a high-speed JESD204B output interface with up to 16 serialized lanes and subclass-1 compliance for deterministic latency and multidevice synchronization. The serial output lanes support up to 12.8 Gbps, and can be configured to trade off bit rate and number of lanes. Innovative synchronization features, including noiseless aperture delay (tAD) adjustment and SYSREF windowing, simplify system design for synthetic aperture radar (SAR) and phased-array MIMO communications. Optional digital down converters (DDCs) in dual-channel mode allow for reduction in interface rate (real and complex decimation modes) and digital mixing of the signal (complex decimation modes only).
技術文件
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
ADC12DJ3200EVM — ADC12DJ3200 12 位元雙路 3.2 GSPS 或單路 6.4 GSPS 射頻取樣 ADC 評估模組
ADC12DJ3200 評估模組 (EVM) 可用於評估裝置 ADC12DJ3200。ADC12DJ3200 是是一款具有緩衝類比輸入的低功耗、12 位元、雙 3.2-GSPS/單 6.4-GSPS、射頻取樣類比轉數位轉換器 (ADC),是具可編程 NCO 和降取設定 (包括未降取的 12 位元和 8 位元 ADC 輸出) 的整合式數位降壓轉換器,並且具有 JESD204B 介面。此 EVM 具有變壓器耦合類比輸入,可適應廣泛的訊號來源和頻率。EVM 隨附 LMX2582 時鐘合成器和 LMK04828 JESD204B 時鐘產生器,可配置為提供適用於完整 JESD204B 子類別 1 (...)
ADC12DJ3200EVMCVAL — ADC12DJ3200QML-SP 評估模組
ADC12DJ3200EVMCVAL 是一款評估 ADC12DJ3200QML-SP 裝置的評估模組 (EVM)。ADC12DJ3200QML-SP 為航太級、低功耗、12位元、雙 3.2-GSPS/單 6.4-GSPS、射頻取樣類比轉數位轉換器 (ADC),具有緩衝類比輸入、整合式數位降壓轉換器和 JESD204B 介面。整合式數位降壓轉換器,搭載可編程 NCO 和降取設定,包括無降取 12 位元與 8 位元 ADC 輸出。此 EVM 具有變壓器耦合類比輸入,可適應廣泛的訊號來源和頻率。板載 LMX2582 時鐘合成器和 LMK04832 JESD204B 時鐘產生器,可配置為提供完整 (...)
TI-JESD204-IP — JESD204 快速設計 IP,適用連接到 TI 高速資料轉換器的 FPGA
ADC12DJ3200 and ADC12DJ3200QML-SP IBIS and IBIS-AMI Model
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
封裝 | 引腳 | 下載 |
---|---|---|
CCGA-FC (NWE) | 196 | 檢視選項 |
CLGA-FC (ZMX) | 196 | 檢視選項 |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 資格摘要
- 進行中可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。