AFE5932
- AFE5932 supports:
- 32-channels attenuator, PGA+LPF, 12-bit ADC, digital features with a decimation block
- Input Attenuator (ATTEN) with DTGC
- 24dB to 0dB attenuation range with 0.125dB step. Using in-built DTGC engine attenuation can be changed in real time.
- Post-gain Amplifier (PGA) and low-pass filter LPF
- Programmable gain of 12, 15 & 18 dB
- Maximum output swing support 1.6 Vpp
- LPF supported corners: First order filter with corner 10, 15 & 20 MHz
- Analog to digital convertor
- Maximum input swing support: 1.6 Vpp
- Resolution: 12bit
- Maximum ADC clock frequency (fADC_CLK): 50MHz
- Full scale SNR: 62 dBFS
- Decimation: Optional decimation block after ADC to decimate data by 2 or 4.
- Compression block to combine data in fewer LVDS lanes as per the decimation factor
- Total Power: 17 mW/ch at ADC Clock of 50MHz
- Low speed CMOS serial programming interface to program front end and ADC upto 40MHz speed
- Supply: 1.8V and 1.15V
- Small package: FC-BGA-100 (10mm × 10mm) with 0.8mm pitch
The AFE5932 is a highly integrated, low power receiver device designed for portable ultrasound imaging systems. The device boasts a total of 32 receiver channels, each featuring an attenuator, PGA and low-pass filter, and ADC.
技術文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 1
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | AFE5932, 32-Channel Ultrasound AFE With 17-mW/Channel Power, 2-nV/√Hz Noise, 12-Bit, 50-MSPS Output datasheet | PDF | HTML | 2026/3/13 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
開發板
AFE5932EVM — AFE5932 評估模組
AFE5932EVM 用於評估在不同裝置模式下的 AFE5932 裝置。EVM 採用 2:1 多工器配置，整合兩個 AFE5932 裝置和兩個 TX73L64 裝置，以實現 128 通道發射和 64 通道接收。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| — (—) | — |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。