CDC3S04

Name: CDC3S04
Brand: TI
SKU: CDC3S04
Price: 1.346 USD

現行

具 LDO 的四正弦波時脈緩衝器

立即訂購

產品規格表

document-pdfAcrobat CDC3S04 Quad Sine-Wave Clock Buffer with LDO. datasheet (Rev. C) (英文)

CDC3S04

現行

產品規格表

立即訂購

產品詳細資料

Function

Single-ended

Additive RMS jitter (typ) (fs)

300

Output frequency (max) (MHz)

52

Number of outputs

4

Output supply voltage (V)

1.8

Core supply voltage (V)

1.8

Output skew (ps)

50

Features

SINE wave

Operating temperature range (°C)

-40 to 85

Rating

Catalog

Output type

SINE

Input type

SINE

Function

Single-ended

Additive RMS jitter (typ) (fs)

300

Output frequency (max) (MHz)

52

Number of outputs

4

Output supply voltage (V)

1.8

Core supply voltage (V)

1.8

Output skew (ps)

50

Features

SINE wave

Operating temperature range (°C)

-40 to 85

Rating

Catalog

Output type

SINE

Input type

SINE

DSBGA (YFF)

20

3.96 mm² 1.8 x 2.2

1:4 Low-Jitter Clock Buffer
Single-Ended Sine-Wave Clock Input and Outputs
Ultralow Phase Noise and Standby Current
Individual Clock Request Inputs for Each Output
On-Chip Low-Dropout Output (LDO) for Low-Noise TCXO Supply
Serial I²C Interface (Compatible With High-Speed Mode,
3.4 Mbit/s)
1.8-V Device Power Supply
Wide Temperature Range, –40°C to 85°C
ESD Protection: 2 KV HBM, 750 V CDM, and 100 V MM
Small 20-Pin Chip-Scale Package: 0.4-mm Pitch WCSP (1.6 mm × 2 mm)

1:4 Low-Jitter Clock Buffer
Single-Ended Sine-Wave Clock Input and Outputs
Ultralow Phase Noise and Standby Current
Individual Clock Request Inputs for Each Output
On-Chip Low-Dropout Output (LDO) for Low-Noise TCXO Supply
Serial I²C Interface (Compatible With High-Speed Mode,
3.4 Mbit/s)
1.8-V Device Power Supply
Wide Temperature Range, –40°C to 85°C
ESD Protection: 2 KV HBM, 750 V CDM, and 100 V MM
Small 20-Pin Chip-Scale Package: 0.4-mm Pitch WCSP (1.6 mm × 2 mm)

The CDC3S04 is a four-channel low-power low-jitter sine-wave clock buffer. It can be used to buffer a single master clock to multiple peripherals. The four sine-wave outputs (CLK1–CLK4) are designed for minimal channel-to-channel skew and ultralow additive output jitter.

Each output has its own clock request inputs which enables the dedicated clock output. These clock requests are active-high (can also be changed to be active-low via I²C), and an output signal is generated that can be sent back to the master clock to request the clock (MCLK_REQ). MCKL_REQ is an open-source output and supports the wired-OR function (default mode). It needs an external pulldown resistor. MCKL_REQ can be changed to wired-AND or push-pull functionality via I²C.

The CDC3S04 also provides an I²C interface (Hs-mode) that can be used to enable or disable the outputs, select the polarity of the REQ inputs, and allow control of internal decoding.

The CDC3S04 features an on-chip high-performance LDO that accepts voltages from 2.3 V to 5.5 V and outputs a 1.8-V supply. This 1.8-V supply can be used to power an external 1.8-V TCXO. It can be enabled or disabled for power saving at the TCXO.

A low signal at the RESET input switches the outputs CLK1 and CLK4 into the default state. In this configuration, CLK1 and CLK4 are ON (see ); the remaining device function is not affected. Also, the RESET input provides a glitch filter which rejects spikes of typical 300 ns on the RESET line to preserve false reset. A complete device reset to the default condition can be initiated by a power-up cycle of V_{DD_DIG}.

The CDC3S04 operates from two 1.8-V supplies. There is a core supply (VDD_DIG/GND_DIG) for the core logic and a low-noise analog supply (VDD_ANA/GND_ANA) for the sine-wave outputs. The CDC3S04 is designed for sequence-less power up. Both supply voltages may be applied in any order.

The CDC3S04 is offered in a 0.4-mm pitch WCSP package (1.6 mm × 2 mm) and is optimized for low standby current (0.5 µA). It is characterized for operation from –40°C to 85°C.

The CDC3S04 is a four-channel low-power low-jitter sine-wave clock buffer. It can be used to buffer a single master clock to multiple peripherals. The four sine-wave outputs (CLK1–CLK4) are designed for minimal channel-to-channel skew and ultralow additive output jitter.

Each output has its own clock request inputs which enables the dedicated clock output. These clock requests are active-high (can also be changed to be active-low via I²C), and an output signal is generated that can be sent back to the master clock to request the clock (MCLK_REQ). MCKL_REQ is an open-source output and supports the wired-OR function (default mode). It needs an external pulldown resistor. MCKL_REQ can be changed to wired-AND or push-pull functionality via I²C.

The CDC3S04 also provides an I²C interface (Hs-mode) that can be used to enable or disable the outputs, select the polarity of the REQ inputs, and allow control of internal decoding.

The CDC3S04 features an on-chip high-performance LDO that accepts voltages from 2.3 V to 5.5 V and outputs a 1.8-V supply. This 1.8-V supply can be used to power an external 1.8-V TCXO. It can be enabled or disabled for power saving at the TCXO.

A low signal at the RESET input switches the outputs CLK1 and CLK4 into the default state. In this configuration, CLK1 and CLK4 are ON (see ); the remaining device function is not affected. Also, the RESET input provides a glitch filter which rejects spikes of typical 300 ns on the RESET line to preserve false reset. A complete device reset to the default condition can be initiated by a power-up cycle of V_{DD_DIG}.

The CDC3S04 operates from two 1.8-V supplies. There is a core supply (VDD_DIG/GND_DIG) for the core logic and a low-noise analog supply (VDD_ANA/GND_ANA) for the sine-wave outputs. The CDC3S04 is designed for sequence-less power up. Both supply voltages may be applied in any order.

The CDC3S04 is offered in a 0.4-mm pitch WCSP package (1.6 mm × 2 mm) and is optimized for low standby current (0.5 µA). It is characterized for operation from –40°C to 85°C.

filter

尋找其它時鐘緩衝器

下載觀看有字幕稿的影片影片

技術文件

star

=TI 所選的此產品重要文件

找不到結果。請清除您的搜尋條件，然後再試一次。

檢視所有 4

	類型	標題	日期
*	Data sheet	CDC3S04 Quad Sine-Wave Clock Buffer with LDO. datasheet (Rev. C)	2012年 7月 25日
	Application note	Power Supply Rejection to Noise in Sinusoidal Clock Buffers: CDC3S04 (Rev. A)	2010年 6月 21日
	Application note	Using the CDC3S04	2010年 4月 18日
	User guide	Quad Sine-Wave Clock Buffer Evaluation Board	2010年 3月 8日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

CDC3S04EVM — CDC3S04 評估模組

CDC3S04 是四通道、低功耗、正弦波時鐘緩衝器。可用於將單個主時鐘緩衝為多個周邊設備。四個正弦波輸出 (CLK1–CLK4) 針對最小化的通道到通道偏移和超低的附加輸出抖動而設計。每個輸出都具有其自己啟用專屬時鐘輸出的時鐘請求輸入。這些時鐘請求均為高電位作動 (也可透過 I2C 更改為低電位作動)，並產生可傳送回主時鐘以請求時鐘 (MCLK_REQ) 的輸出訊號。MCKL_REQ 為開放原始碼輸出，支援有線-OR 功能 (預設模式)。它需要外部下拉電阻。MCKL_REQ 可透過 I2C 更改爲有線-AND 或推挽功能。此評估模組 (EVM) 旨在展示 CDC3S04 (...)

使用指南: PDF

TI.com 無法提供

模擬型號

CDC3S04 IBIS Model (Rev. A)

SLLM072A.ZIP (63 KB) - IBIS Model

下載

設計工具

CLOCK-TREE-ARCHITECT — 時鐘樹架構程式設計軟體

Clock tree architect is a clock tree synthesis tool that streamlines your design process by generating clock tree solutions based on your system requirements. The tool pulls data from an extensive database of clocking products to generate a system-level multi-chip clocking solution.

立即進行設計

模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)

要求

封裝	針腳	CAD 符號、佔位空間與 3D 模型
DSBGA (YFF)	20	Ultra Librarian

適用 TI 的評估品項標準條款與條件。

CDC3S04

具 LDO 的四正弦波時脈緩衝器

CDC3S04

產品詳細資料

技術文件

設計與開發

CDC3S04EVM — CDC3S04 評估模組

CDC3S04 IBIS Model (Rev. A)

CLOCK-TREE-ARCHITECT — 時鐘樹架構程式設計軟體

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

影片系列

影片