產品詳細資料

Function Single-ended Additive RMS jitter (typ) (fs) 95 Output frequency (max) (MHz) 52 Number of outputs 2 Output supply voltage (V) 1.8 Core supply voltage (V) 2.5, 3.3, 5 Output skew (ps) 3.1 Features Dual 1:2 fanout Operating temperature range (°C) -40 to 85 Rating Catalog Output type SQUARE Input type SINE, SQUARE
Function Single-ended Additive RMS jitter (typ) (fs) 95 Output frequency (max) (MHz) 52 Number of outputs 2 Output supply voltage (V) 1.8 Core supply voltage (V) 2.5, 3.3, 5 Output skew (ps) 3.1 Features Dual 1:2 fanout Operating temperature range (°C) -40 to 85 Rating Catalog Output type SQUARE Input type SINE, SQUARE
DSBGA (YFX) 8 1.8 mm² 1.8 x 1
  • One Input Clock, Two Output Clocks
  • 1.8V Square Wave Clock Outputs
  • Inverted Clock Outputs
  • Independent Clock Requests
  • High Isolation of Supply Noise to Clock Input
  • High Output-to-Output Isolation
  • Integrated 1.8V Low-Dropout Regulator
    • Low Output-Noise Voltage
    • 10 mA Load Current
  • EMI Filtering
  • Ultra Low Standby Current
  • VBAT Range = 2.5V to 5.5V
  • 8-Bump DSBGA Package

All trademarks are the property of their respective owners.

  • One Input Clock, Two Output Clocks
  • 1.8V Square Wave Clock Outputs
  • Inverted Clock Outputs
  • Independent Clock Requests
  • High Isolation of Supply Noise to Clock Input
  • High Output-to-Output Isolation
  • Integrated 1.8V Low-Dropout Regulator
    • Low Output-Noise Voltage
    • 10 mA Load Current
  • EMI Filtering
  • Ultra Low Standby Current
  • VBAT Range = 2.5V to 5.5V
  • 8-Bump DSBGA Package

All trademarks are the property of their respective owners.

The LMH2191 is a dual-channel clock tree driver that supplies a digital system clock to peripherals in mobile handsets or other applications. It provides a solution to clocking issues such as limited drive capability for fanout or longer traces. It also provides protection of the master clock from varying loads and frequency pulling effects, isolation from noisy modules, and crosstalk isolation. It has very low phase noise which enables it to drive sensitive modules such as Wireless LAN and Bluetooth.

The LMH2191 can be clocked up to 52 MHz and has an independent clock request pin for each clock output which allows the peripheral to control the clock. It features an integrated LDO which provides an ultra low-noise voltage supply with 10 mA external load current which can be used to supply the TCXO or other clock source. The LMH2191 dual clock distributor is offered in a tiny 1.61 mm x 1.063 mm 8-bump DSBGA package. Its small size and low supply current make it ideal for portable applications.

The LMH2191 is a dual-channel clock tree driver that supplies a digital system clock to peripherals in mobile handsets or other applications. It provides a solution to clocking issues such as limited drive capability for fanout or longer traces. It also provides protection of the master clock from varying loads and frequency pulling effects, isolation from noisy modules, and crosstalk isolation. It has very low phase noise which enables it to drive sensitive modules such as Wireless LAN and Bluetooth.

The LMH2191 can be clocked up to 52 MHz and has an independent clock request pin for each clock output which allows the peripheral to control the clock. It features an integrated LDO which provides an ultra low-noise voltage supply with 10 mA external load current which can be used to supply the TCXO or other clock source. The LMH2191 dual clock distributor is offered in a tiny 1.61 mm x 1.063 mm 8-bump DSBGA package. Its small size and low supply current make it ideal for portable applications.

下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
類型 標題 日期
* Data sheet LMH2191 Dual Channel 52 MHz Clock Tree Driver datasheet (Rev. D) 2013年 5月 2日
EVM User's guide AN-2028 Evaluation Board for the LMH2191 (Rev. A) 2013年 5月 1日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

LMH2191TMEVAL — 雙通道 52 MHz 時鐘樹驅動器

The LMH2191 is a dual-channel clock tree driver that supplies a digital system clock to peripherals in mobile handsets or other applications. It provides a solution to clocking issues such as limited drive capability for fanout or longer traces. It also provides protection of the master clock from (...)

使用指南: PDF
TI.com 無法提供
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
封裝 引腳 下載
DSBGA (YFX) 8 檢視選項

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 資格摘要
  • 進行中可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片