產品詳細資料

Protocols Analog Configuration 1:1 SPST Number of channels 24 Bandwidth (MHz) 200 Ron (typ) (mΩ) 5000 Input/output voltage (min) (V) 0 Input/output voltage (max) (V) 5.5 Operating temperature range (°C) -40 to 85 Input/output continuous current (max) (mA) 128 Ron (max) (mΩ) 20000 VIH (min) (V) 2 VIL (max) (V) 0.8 Rating Catalog
Protocols Analog Configuration 1:1 SPST Number of channels 24 Bandwidth (MHz) 200 Ron (typ) (mΩ) 5000 Input/output voltage (min) (V) 0 Input/output voltage (max) (V) 5.5 Operating temperature range (°C) -40 to 85 Input/output continuous current (max) (mA) 128 Ron (max) (mΩ) 20000 VIH (min) (V) 2 VIL (max) (V) 0.8 Rating Catalog
TSSOP (DGG) 56 113.4 mm² (14 mm × 8.1 mm)
  • 5- Switch Connection Between Two Ports
  • TTL-Compatible Input Levels
  • Bus Hold on Data Inputs/Outputs Eliminates the Need for External Pullup/Pulldown Resistors

  • 5- Switch Connection Between Two Ports
  • TTL-Compatible Input Levels
  • Bus Hold on Data Inputs/Outputs Eliminates the Need for External Pullup/Pulldown Resistors

The SN74CBTH16211 provides 24 bits of high-speed TTL-compatible bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as dual 12-bit bus switches with separate output-enable (OE\) inputs. It can be used as two 12-bit bus switches or one 24-bit bus switch. When OE\ is low, the associated 12-bit bus switch is on, and the A port is connected to the B port. When OE\ is high, the switch is open, and a high-impedance state exists between the two ports.

Active bus-hold circuitry is provided to hold unused or floating A and B ports at a valid logic level.

To ensure the high-impedance state during power up or power down, OE\ should be tied to V CC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74CBTH16211 provides 24 bits of high-speed TTL-compatible bus switching. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device is organized as dual 12-bit bus switches with separate output-enable (OE\) inputs. It can be used as two 12-bit bus switches or one 24-bit bus switch. When OE\ is low, the associated 12-bit bus switch is on, and the A port is connected to the B port. When OE\ is high, the switch is open, and a high-impedance state exists between the two ports.

Active bus-hold circuitry is provided to hold unused or floating A and B ports at a valid logic level.

To ensure the high-impedance state during power up or power down, OE\ should be tied to V CC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相似於所比較的產品。
SN74CBT16211C 現行 具有 –2V 未達目標保護的 5V、1:1 (SPST)、24 通道 FET 匯流排開關 Lower internal resistance

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 3
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 24-Bit FET Bus Switch With Bus Hold datasheet (Rev. C) 2001/11/13
應用說明 Selecting the Correct Texas Instruments Signal Switch (Rev. E) PDF | HTML 2022/6/2
應用說明 Multiplexers and Signal Switches Glossary (Rev. B) PDF | HTML 2021/12/1

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

封裝 針腳 CAD 符號、佔位空間與 3D 模型
TSSOP (DGG) 56 Ultra Librarian

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片