TLV9020
- Supply range: 1.65V to 5.5V
- Precision input offset voltage: 300µV
- Rail-to-Rail input with fault-tolerance
- Typical propagation delay: 100ns
- Low quiescent current per channel: 16µA
- Low input bias current: 5pA
- Open-drain output option (TLV902x)
- Push-pull output option (TLV903x)
- Full temperature range: -40°C to +125°C
- ESD protection: 2kV
- Alternate Single Pinout (TLV90x0)
The TLV902x and TLV903x are a family of single, dual and quad channel comparators. The family offers low input offset voltage, fault-tolerant inputs and a excellent speed-to-power combination. The family has a propagation delay of 100ns with a quiescent supply current of only 18µA per channel.
These comparators feature fault-tolerant inputs that can go up to 6V without damage and with no output phase inversion. This family of comparators is designed for precision voltage monitoring in harsh, noisy environments.
The TLV902x have an open-drain output that can be pulled-up below or beyond the supply voltage. These devices are designed for low voltage logic translators.
The TLV903x have a push-pull output stage capable of sinking and sourcing many milliamps of current to drive LEDs or capacitive loads for MOSFET gates.
The TLV90x0 and TLV90x1 are alternate pinouts of the single device.
The family is specified for the Industrial temperature range of -40°C to +125°C and are available in a standard leaded and leadless packages.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | TLV902x and TLV903x Precision Comparator Family datasheet (Rev. H) | PDF | HTML | 2025年 11月 3日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
AMP-PDK-EVM — 放大器性能開發套件評估模組
放大器性能開發套件 (PDK) 是一款評估模組 (EVM) 套件,可測試通用運算放大器 (op amp) 參數,並與大多數運算放大器和比較器相容。EVM 套件提供主板和多個插槽式子卡選項,可滿足封裝需求,使工程師能夠快速評估和驗證裝置性能。
AMP-PDK-EVM 套件支援五種最熱門的業界標準封裝,包括:
- D (SOIC-8 和 SOIC-14)
- PW (TSSOP-14)
- DGK (VSSOP-8)
- DBV (SOT23-5 和 SOT23-6)
- DCK (SC70-5 和 SC70-6)
DIP-ADAPTER-EVM — DIP 轉接器評估模組
Speed up your op amp prototyping and testing with the DIP-Adapter-EVM, which provides a fast, easy and inexpensive way to interface with small, surface-mount ICs. You can connect any supported op amp using the included Samtec terminal strips or wire them directly to existing circuits.
The (...)
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前,建立完整的終端設備設計和解決方案原型,進而縮短上市時間並降低開發成本。
在 PSpice for TI 設計與模擬工具中,您可以搜尋 TI (...)
TINA-TI — 基於 SPICE 的類比模擬程式
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| SOT-23 (DBV) | 5 | Ultra Librarian |
| SOT-SC70 (DCK) | 5 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。