DAC39J84EVM

DAC39J84 Quad-Channel, 16-Bit, 2.8-GSPS, 1x-16x Interpolating Digital-to-Analog Converter EVM

DAC39J84EVM

Order now

Overview

 The DAC39J84EVM is an evaluation module (EVM) designed to evaluate the DAC39J84 high-speed, JESD204B interface DAC. The EVM includes an onboard clocking solution (LMK04828), transformer coupled outputs, full power solution, and easy-to-use software GUI and USB interface.

The DAC39J84EVM is designed to work seamlessly with the TSW14J56EVM, Texas Instruments’ JESD204B pattern generator card, through the High Speed Data Converter Pro (HSDCPro) software tool for high-speed data converter evaluation. The DAC3XJ8XEVM was also designed to work with many of the development kits from leading FPGA vendors that contain an FMC connector.

Features
  • Allows comprehensive testing of the DAC39J84 high-speed, JESD204B interface DAC
  • Transformer-coupled signal path enables direct performance testing of the DAC39J84 outputs
  • Simplified testing using the onboard LMK04828 JESD204B clocking solution for clock generation, jitter cleaning, or distribution
  • Easy and intuitive software GUI reduces setup time and provides full access to device features
  • Designed for use with TI’s TSW14J56 JESD204B pattern capture and generation tool
  • FMC connector enables use of the DAC39J84EVM with many of the leading FPGA vendor’s development kits
High-speed DACs (>10MSPS)
DAC39J84 Quad-Channel, 16-Bit, 2.8-GSPS, 1x-16x Interpolating Digital-to-Analog Converter (DAC)

Order & start development

Explore packages of hardware, software and documentation

HARDWARE AND SOFTWARE PACKAGE

Evaluate with DAC39J84

View package

Order this hardware only

Evaluation board

DAC39J84EVM – DAC39J84 Evaluation Module

In stock
Limit: 3
TI's Standard Terms and Conditions for Evaluation Items apply.

Technical documentation

No results found. Please clear your search and try again.
View all 3
Type Title Date
Certificate DAC39J84EVM EU Declaration of Conformity (DoC) Jan. 02, 2019
User guide DAC3XJ8XEVM User's Guide (Rev. B) Apr. 28, 2016
Design guide DAC3XJ8XEVM Design Package Board (Rev. A) Dec. 02, 2014

Related design resources

Hardware development

EVALUATION BOARD
TSW14J56EVM Data capture/pattern generator: data converter EVM with 8 JESD204B lanes from 0.6-12.5Gbps

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​

Videos